Instruction/ maintenance manual of the product IM-AD1 Arm Enterprises
Go to page of 92
Copyright © 2001-2003. All rights reserved. ARM DUI 0163B Integ r ator/IM-AD1 User Guide.
ii Copyright © 2001-2003. All rights reserved. ARM DUI 0163B Integrator/IM-AD1 User Guide Copyright © 2001-20 03. All rights reserved. Release Information Proprietary Notice W ords and logos mark ed with ® or ™ are re gistered trademarks or trad emarks owned by ARM Limited, e xcept as otherwise stated below in this proprietary notice.
ARM DUI 0163B Copyright © 2001-2003. All rights reserved. iii Conformance Notices This section con tains conforma nce notices. Federal Communications Commission Notice This device is test equipment and consequently is ex em pt from part 1 5 of the FCC Rules unde r section 15.
iv Copyright © 2001-2003. All rights reserved. ARM DUI 0163B.
ARM DUI 0163B Copyright © 2001-2003. All rights reserved. v Contents Integrator/IM-AD1 User Guide Preface About this book ............. .............. ........... .............. .............. ........... ............... viii Feedback ........... ...
Contents vi Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 3.7 CAN interface .................... .............. ........... .............. .............. ........... ....... 3-14 3.8 ADC and DAC interfaces .............. .............. ..
ARM DUI 0163B Copyright © 2001-2003. All rights reserved. vii Preface This preface introduces the Integrator /IM-AD1 interface module and its user documentation. It contains the follo wing sections: • About this book on page viii • F eedback on page xi.
Preface viii Copyright © 2001-2003. All rights reserved. ARM DUI 0163B About this book This book provides user information for the ARM Integrator/IM-AD1 interface module. It describes the major features and ho w to use the interf ace module with an Inte grator dev elopment platform.
Preface ARM DUI 0163B Copyright © 2001-2003. All rights reserved. ix T ypographical con ventions The following typographical con v entions are used in this book: italic Highlights important notes, introduces special terminol ogy , denotes internal cross-references, and citations.
Preface x Copyright © 2001-2003. All rights reserved. ARM DUI 0163B The following publications provide information abou t ARM PrimeC ell devices that can be used to control some of the in terfaces de.
Preface ARM DUI 0163B Copyright © 2001-2003. All rights reserved. xi Feedback ARM Limited welcomes feedb ack on both the Integrator/IM-AD1 and its documentation. Feedbac k on this document If you hav e any comments on this book, please send emai l to errata@arm.
Preface xii Copyright © 2001-2003. All rights reserved. ARM DUI 0163B.
ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 1-1 Chapter 1 Intr oduction This chapter introduces the Integrator/IM-AD1. It contai ns the following sections: • About the Inte grator/IM-AD1 on page 1-2 • Interface module featu r es and ar chitectur e on page 1-4 • Links and LEDs on page 1-6 • Car e of modules on page 1-7.
Introduction 1-2 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 1.1 About the In tegrator/IM-AD1 The Integrator/IM-AD1 is an interface module that is desi gned to be used in conjunction with the Integrator/LM-XCV600E+ or LM-E P20K600E+ and future compatible logic modules.
Introduction ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 1-3 Figure 1-1 Integrator/IM-AD1 la y out CONFIG LED Serial por t (J18) Logic analyzer (J7) GPIO A (J17) GPIO B (J16) A/D Inputs.
Introduction 1-4 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 1.2 Interface module feat ures and ar chitecture This section describes the main features of the interface module and its architecture.
Introduction ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 1-5 1.2.2 Ar chi tecture Figure 1-2 shows the architecture of the inte rface module. For more detail on signal routing between the expansi on connectors and the interf ace circuits, see Chapter 3 H a rd w a re R e f e re n c e .
Introduction 1-6 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 1.3 Links and LEDs The interface module pro vides one link an d one LED. These are the CONFIG link and CONFIG LED. Fitting the CONFIG link places all of the modules in the stack on which the interf ace module is mounted into CONFIG m ode.
Introduction ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 1-7 1.4 Care of modules This section contains advice about how to prev ent damage to your Integrator modules.
Introduction 1-8 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B.
ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 2-1 Chapter 2 Getting Star ted This chapter describes how to set up and start using the logic module.
Getting Started 2-2 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 2.1 Fitting the interface module The interface module is installed at the top of a stack of up to four logic modules. Howe ver , it only provides interface conn ections for the logic module immediately beneath it.
Getting Started ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 2-3 2.2 Setting up t he logic module Y ou must load the required peripheral contro llers into the logic module F PGA to drive the interfaces. The interface module is supp lied with example c onfigurations that provide PrimeCell peripherals for supported logic modules.
Getting Started 2-4 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 2.3 Running the test software The supplied test program tests each of the interf aces on the IM-AD1. The e xample logic module configuration mu st be prog rammed into th e logic modu le before the test program can be run.
ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 3-1 Chapter 3 Har dware Ref erence This chapter describes the hardware interfaces and controllers on the interface module.
Hardware Referenc e 3-2 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 3.1 Differences in signal r outi ng between suppor ted logic modules The Integrator/LM-XCV600E+ and LM-EP20K600E+ log.
Hardware Reference ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 3-3 3.2 U ART interface The interface module pro vides one serial tran scei ver suitable for use with the PrimeCell U AR T (PL011) or other similar peripheral. Figure 3-1 shows the architecture of the U AR T interface.
Hardware Referenc e 3-4 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B The serial interface uses a 9-pin D-type male connector for which the pin numbering is shown in Figure 3-2. Figure 3-2 Serial conn ector pinout T able 3-2 shows the signal assignment for the connector .
Hardware Reference ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 3-5 3.3 SPI This interface module provides two connect ors for SPI ports. They are connected directly to the logi c module FPGA and are used by th e SSP PrimeCell (PL022) in the example configuration.
Hardware Referenc e 3-6 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 3.4 PWM interface The interface module is fitted with a dual MOSFET switch. This pro vides two outputs that can be conf igured as Pulse W idth Mo dulated (PWM) outputs or used as DC switches to switch external loads.
Hardware Reference ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 3-7 T able 3-5 sho ws the signal assignment. T able 3-5 PWM co nnector sign als Pin J14 J10 Description 1 PWM1_+V PWM2_+V .
Hardware Referenc e 3-8 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 3.5 Stepper motor interface The IM-AD1 provides four st epper motor interf aces. T wo of these, Step 1 and Step 2, are provided with on-board motor driv ers fo r bipolar motors.
Hardware Reference ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 3-9 The current limit is set by the reference voltage and sense resistor according to the equation: Therefore, with a 0.
Hardware Referenc e 3-10 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 3.5.3 Stepper motor connector s Figure 3-6 shows the pin numbering of the stepper motor connectors.
Hardware Reference ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 3-11 T able 3-7 sho ws the signal assignment. T able 3-7 Stepper moto r connec tor signals Pin J19 J23 Description 1 STEP1.
Hardware Referenc e 3-12 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 3.6 GPIO The interface module prov ides two connect ors for GPIO interf aces. Each connector provides 32 GPIO lines connected directly to the logic mod ule FPGA. The connectors are shown in Figure 3-7.
Hardware Reference ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 3-13 The example conf iguration includes two simple 32-bit GPIO controllers. GP IO A[31:0] connect to the EXPIM signals IM_AB ANK[3 1:0] and GPIOB[31:0] connects to the EXP A signal s B[31:0] .
Hardware Referenc e 3-14 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 3.7 CAN interface The IM-AD1 has two CAN interfaces pro vided by Bosch CC770 serial communications controllers. The network interfaces are pro v ided by Philips TJ A1050 transceiv ers, each capable of 1Mb/s data transfer .
Hardware Reference ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 3-15 All interface signals are routed to the logi c module . The CAN cont rollers are supported by an AHB interface instantiated into the logic module code example supplied with the IM-AD1.
Hardware Referenc e 3-16 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B Y ou connect the CAN interfaces through th e 9-pin D-type plugs J3A (top) and J3B (bottom), with CAN1 connecting to J3A. Figure 3-9 shows the pin locations for this type of connector .
Hardware Reference ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 3-17 T able 3-9 sho ws the signal assignment. T able 3-9 CAN connector signal assignments Pin J3A J3B 1 Not connected Not .
Hardware Referenc e 3-18 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 3.8 ADC and D A C interfaces The interface module prov ides two A to D Con verters (ADC) and a D to A Con verter (D A C). The two ADCs each provide eight analog inputs with b uf fered 0-5V inputs, an internal multiplex er , and a 12-bit con verte r .
Hardware Reference ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 3-19 T able 3-10 sho ws the assignment of the AD C and D A C interface signals to the logic module signals on the EXPIM co nnector . The ADCs are clocked from a 4MHz oscillator .
Hardware Referenc e 3-20 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B The analog inputs to the ADCs are buf fered by LM V324 operat ional ampl ifiers (op-amps). The op-amps are conf igured to gi ve unity gain but the inputs have a resistiv e divider that di vides the input voltage by 2.
Hardware Reference ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 3-21 Figure 3-12 shows the pinout of th e D A C interface connector (J2).
Hardware Referenc e 3-22 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B.
ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 4-1 Chapter 4 Reference Design Example This chapter describes how to set up and start using the supplied example design.
Reference Design Example 4-2 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 4.1 About the design example This chapter describes the reference design e xample supplied with the interf ace module.
Reference Design Example ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 4-3 Figure 4-1 Design example ar chitecture T able 4-1 provides a summary description of the supplied VHDL files. A more detailed description of each VHDL block is included wi thin the f iles in the form of comments.
Reference Design Example 4-4 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 4.1.3 Example memory map The supplied ex amples set up the memory map for the logic module as shown in Figure 4-2 on page 4-5.
Reference Design Example ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 4-5 Figure 4-2 Integrator system memory map Note The Integrator system implements a distrib uted addre ss decoding scheme in which each core or logic mo dule is responsible for decoding its own address space.
Reference Design Example 4-6 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B page 4-6 shows the v alues of address bits [3 1:28] on logic modules fitted to an Integrator/AP in the EXP A/EXPB conn ector position (see the Integr ator/AP User Guide for more information).
Reference Design Example ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 4-7 STEPPERB 0xC0C00000 GPIO A 0xC0D00000 GPIOB 0xC0E00000 Reserved 0xC1000000 SSRAM 0xC2000000 VIC 0xC3000000 CAN 0.
Reference Design Example 4-8 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 4.2 Example APB r egister peripheral T abl e 4-4 shows the mapping of the logic module registers. The addresses sho wn are of fsets from the base addresses shown in Figure 4-2 on page 4-5.
Reference Design Example ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 4-9 4.2.1 Oscillator divi sor register s The oscillator registers contro l the frequenc y of the clocks genera ted b y the tw o clock generators on the logic modu le.
Reference Design Example 4-10 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B Y ou must also observe the operating range limits: Note The def ault values for these registers set CLK1 to 25MHz and CLK2 to 12MHz.
Reference Design Example ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 4-11 4.2.2 Oscillator lo ck register The lock register is used to control access to the oscillator registers, allo wing them to be locked and unlocked. This mechanism pre v ents the oscillator registers from being ov erwritten accidently .
Reference Design Example 4-12 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 4.2.5 Switc hes register This register is used to r ead the setting of the 8-way DIP switch on the lo gic module. A 0 indicates that the associated switch element is closed (ON).
Reference Design Example ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 4-13 4.3 U ART The U AR T used in the design e xample is the PrimeCell PL011. Refer to the ARM PrimeCell U ART (PL011) T echnical Refer ence Manual for more in formation.
Reference Design Example 4-14 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 4.4 SPI chip select register This is a 3-bit read/write register that co ntrols the three chip select signals on the connectors J11 and J13. Writing a 1 causes the associated SPI chip select signal to go LO W .
Reference Design Example ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 4-15 4.5 Synchr onous serial port The synchronous serial port PrimeCell is used to implement the SPI interface. Refer to the ARM PrimeCell Synchr onous Se rial P ort Master and Slave (PL022) T echnical Refer ence Manual for information about this device.
Reference Design Example 4-16 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 4.6 PWM controller The PWM control function is implemente d by the DC-DC con verter PrimeCell (PL160). Refer to the ARM PrimeCell DC-DC Converter Interface (PL160) T echnical Refer ence Manual f or information about th is de vice.
Reference Design Example ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 4-17 4.7 Stepper motor peripheral The example design instantiat es tw o stepper controller blo cks, each of which has two stepper motor cont rollers. Stepper A contro ls the Step 1 and 2 interfaces which are connected to the L298 stepper motor drivers.
Reference Design Example 4-18 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 4.7.1 Stepper x contr ol register The stepper controller control register defines the operating mode of the stepper .
Reference Design Example ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 4-19 Figure 4-3 Full-step two-phase output waveforms Figure 4-4 Full-step sing le-phase output wa veforms 2 DOCOUNT Read/write Write a 1 to this bit t o transfer the conte nts of the buf fer register to the count and speed registers.
Reference Design Example 4-20 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B Figure 4-5 Half-step output waveforms 4.7.2 Stepx count register This is a 9-bit re gister that is used to speci fy the number of steps to adv ance.
Reference Design Example ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 4-21 4.8 GPIO There are two 32-bit GPIO blocks instantia ted in the example design. Each GPIO provides 32 general-purpose i nput and output signals that are con nected to the connectors J16 and J17.
Reference Design Example 4-22 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 4.8.5 Data direction The GPIO_DIRN location is used to set th e direction of each GP IO pin as follo ws: 1 = pin is an output 0 = pin is an input (default). Figure 4-6 shows the data direction control for one GPIO bit.
Reference Design Example ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 4-23 4.9 SSRAM interface The SSRAM interface pro vides read and write access to the 1MB ZBT SSRAM on the logic module. Accesses take two system cloc k cycles for reads and writes.
Reference Design Example 4-24 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 4.10 V ectored interrupt controller The interrupt controller used in the example design is the V ector ed Interrupt Co ntr oller (VIC) PrimeCell (PL1 90).
Reference Design Example ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 4-25 The SSP interrupt is the combined inter rupt from the SSP Prim eCell. Refer to ARM PrimeCell Synchr ono us Serial P ort (PL022) T echnical Reference Manual for details of the interrupt sources.
Reference Design Example 4-26 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 4.11 CAN contr oller interface The CAN controller interface gi ves you access to the internal registers and reset signals of the Bosch C C770 CAN controll ers. The offset addresses of CAN controller interfaces are sho wn in T able 4-14.
Reference Design Example ARM DUI 0163B Copyright © 2001-2003. All rights reserved. 4-27 4.12 ADC and D A C interface This interface gi ves you access to the ADCs and D A C. The interface also contains a status and control register . The of fset addresses of the ADC and D AC interf ace are shown in T able 4-16.
Reference Design Example 4-28 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B 4.13 P eripheral information b loc k The P eripheral Information Block (PIB) is a block of 32 words in R OM that provides you with information about the peripherals used in the design.
ARM DUI 0163B Copyright © 2001-2003. All rights reserved. A-1 Appendix A Signal Descriptions This appendix describ es the Integrator/IM-AD1 interface connectors and signal connections.
Signal Descriptions A-2 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B A.1 EXP A Figure A-1 shows the pin numbers of the EXP A socket. The socket is vie wed as if looking down through the stack.
Signal Descriptions ARM DUI 0163B Copyright © 2001-2003. All rights reserved. A-3 The signals present on the EXP A c onnector are described in T able A-1. T able A-1 AHB signal assignment Pin label Signal Description A[31:0] Not used - B[31:0] B[31:0] These signals connect to the FPGA on the logic module.
Signal Descriptions A-4 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B A.2 EXPB Figure A-2 shows the pin numbers of the sock et EXPB on the underside of the interface module.
Signal Descriptions ARM DUI 0163B Copyright © 2001-2003. All rights reserved. A-5 T able A-2 describes the signals on the pins labeled F[3 1:0], H[31:0], and J[16:0]. T able A-2 EXPB signal description Pin label Name Desc ription F[31:24] Not used - F[23:0] F[23:0] Stepper motor co ntroller signals.
Signal Descriptions A-6 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B A.3 EXPIM This connector is the same type of as that used for EX P A.
Signal Descriptions ARM DUI 0163B Copyright © 2001-2003. All rights reserved. A-7 T able A-3 shows the signals for the inte rf ace module for Integrator/LM-XCV2000E or LM-EP20K1000E logic module types. Caution F or correct operation of the interface module, VCCO_A and VCCO_B must be set to 3.
Signal Descriptions A-8 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B A.4 Logic analyzer connector A Mictor-type logic analyzer connector is provided.
Signal Descriptions ARM DUI 0163B Copyright © 2001-2003. All rights reserved. A-9 T able A-4 sho ws the pinout of the logic analyzer connector . T able A-4 J7 connector pinout Signal Pin Pin Signal N.
Signal Descriptions A-10 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B A.5 Multi-ICE (JT A G) Figure A-5 shows the pinout of the Multi-ICE connector J21. For a description of the JT A G signals, see the user gu ide for your logic mod ule.
ARM DUI 0163B Copyright © 2001-2003. All rights reserved. B-1 Appendix B Mechanical Specification This appendix contains the m echanical specif ication for Inte grator/IM-AD1. It contains the follo wing section: • Mechanical information on page B-2 • Connector refer ence on page B-4.
Mechanical Specification B-2 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B B.1 Mechanical inf ormation Figure B-1 sho ws the dimensions for the connectors on the top side of the board. See T abl e B-1 o n page B-4 for d etails on connect or ty pe, part numbers, and manufacturers.
Mechanical Specification ARM DUI 0163B Copyright © 2001-2003. All rights reserved. B-3 Figure B-2 Bottom board dimensions (viewed from top side) 171.96 109.
Mechanical Specification B-4 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B B.2 Connector reference T abl e B-1 list s the connectors on the IM-AD1. T wo W eidmuller BL3.5/6 SN OR plugs and two BL3.5/4 SN OR plugs are supplied in a separate plastic bag.
ARM DUI 0163B Copyright © 2001-2003. All rights reserved. Glossary-1 Glossary This glossary lists al l the abbreviations used in the Integrator/IM-AD1 User Guide. ADC Analog to Digital Con verter . A device that co n verts an analog signal into digital data.
Glossary Glossary-2 Copyright © 2001-2003. All rights reserved. ARM DUI 0163B SSP Sy nchronous Serial Port. UA R T Uni versal Asynchronous Recei ver/T ransmitter . USB Uni versal Serial Bus. VCO V oltage Contr olled Oscillator . VIC V ectored Interru pt Controller .
ARM DUI 0163B Copyright © 2001-2003. All rights reserved. Index-1 Inde x The items in this inde x are listed in alphabetical order , with symbols and numerics appearing at the end.
Index Index-2 Copyright © 2001-2003. All rights reserve d. ARM DUI 0163B G GPIO 4-21 GPIO connector 3-12 GPIO interface 3-12 GPIO registers GPIO_DATACLR 4-21 GPIO_DATAIN 4-21 GPIO_DATAOUT 4-21 GPIO_D.
An important point after buying a device Arm Enterprises IM-AD1 (or even before the purchase) is to read its user manual. We should do this for several simple reasons:
If you have not bought Arm Enterprises IM-AD1 yet, this is a good time to familiarize yourself with the basic data on the product. First of all view first pages of the manual, you can find above. You should find there the most important technical data Arm Enterprises IM-AD1 - thus you can check whether the hardware meets your expectations. When delving into next pages of the user manual, Arm Enterprises IM-AD1 you will learn all the available features of the product, as well as information on its operation. The information that you get Arm Enterprises IM-AD1 will certainly help you make a decision on the purchase.
If you already are a holder of Arm Enterprises IM-AD1, but have not read the manual yet, you should do it for the reasons described above. You will learn then if you properly used the available features, and whether you have not made any mistakes, which can shorten the lifetime Arm Enterprises IM-AD1.
However, one of the most important roles played by the user manual is to help in solving problems with Arm Enterprises IM-AD1. Almost always you will find there Troubleshooting, which are the most frequently occurring failures and malfunctions of the device Arm Enterprises IM-AD1 along with tips on how to solve them. Even if you fail to solve the problem, the manual will show you a further procedure – contact to the customer service center or the nearest service center
