Instruction/ maintenance manual of the product MVME6100 Emerson
Go to page of 57
MVME6100 Single-Board Computer Programmer’ s Refere nce Guide V6100A/PG 1 July 20 04 Edit ion.
© Copyri ght 200 4 Motorola I nc. All r ights reser ved. Prin ted in the Uni ted St ates o f Am er ica. Motor ola an d the sty lized M logo a re trad emar k s of Mo torol a, Inc.
Safe ty Summary The fo llowing gener al safe ty precaut ions mus t be obs erved durin g all phas es of ope ration, servic e, and repa ir of this equipment. F ailure to comply with these precau tions or with specif ic warnings else where in this manual could res ult in perso nal injury or damage to the equipment.
Flam mab ili ty All Mo torol a P WBs ( print ed wirin g boar ds ) are m anufact ured with a fl ammab ility rating of 94V -0 b y UL-recognized man ufacturers. EMI Caution ! Caution Caution This e quipment genera tes, use s and can rad iate elec tromagn etic e ner g y .
CE Notice (European Community) ! Wa r n i n g War ni ng This is a Cl ass A product. In a domestic en vironment, t his product may cause ra dio interfere nce, in which case the user may be required to take adequate measures. Motorola Compu ter Group pr oducts with t he CE marking compl y with the EMC Dire cti ve (89/336/ EEC).
Notice While reaso nable effort s have been m ade to a ssure the ac curacy o f this do cum en t, Motorola, Inc. as sumes no li abilit y result ing from an y omissi ons in this document, or from the us e of th e info rm atio n obt ai ned th erein .
vii About This Guide Overvie w of Contents ........................ ....................... ................. ............................ .... xi v Comments and Sug gestions .............. ....................... ................. ...................
viii T emperature Sensor ............ ................. ...................... ................. ............................ 2-11 MV64360 De vice Controller Bank Assignmen ts . ...................... ................. ........... 2-11 MPC Bus and PCI Bus Arbitration .
ix Figure 1-1. MVME6100 Bo ard Layout Diagram .............. ................. .................... 1-4 Figure 2-1. PCI Bus 1 Lo cal Bus PMC E xpansion Slots .
xi T able 1-1. MVME6100 Features Summary ............ ...................... ................. ......... 1-2 T able 1-2. Default Processor Address Map .................. ............................. .............. 1- 5 T able 1-3. MOTLo ad’ s Processor Address Map .
xiii About This Guide The MVME6100 Single-Boar d Computer Pr ogrammer ’ s Refer ence Guide pro vides general pr ogramming inf ormation, including memory maps, interr upts, and r egis ter data for the MVME6100 family of boards.
xiv Over vie w of Contents This manual is divi ded into the follo wing chapters an d append ices: Chapte r 1, Boar d Descripti on and Memory Maps , provid es a br ief pr oduc t descri ption and a block d iagram. The remainde r of the c hapter pr ovides informat ion on memory maps a nd system an d configur ation re gisters.
xv Con ventions U sed in Th is Ma nua l The foll owing typog raphical con ventions are used in this document: bold is used fo r user inpu t that you type just as it appea rs; it is al so used for commands, opt ions and ar guments to c ommands, and names of programs, directories a nd f iles.
1-1 1 1 Boar d Description and Memory Maps Intr oduction This chap ter briefly de scribes the boa rd le vel h ardware fe atures of the MVME6100 sin gle-board computer , including a table of featur es and a block di agram.
1-2 Computer Group Literat ure Center Web Site Board Descr i ptio n and Memory Maps 1 The foll owing tabl e lists the f eatures o f the MVME6100. T able 1- 1.
Overview http://www.motorola.com/computer/literature 1-3 1 PCI/PMC – T wo 32/64 -bit PMC slots with fron t-panel I/O pl us P2 rear I/O as specif ied by IEEE P138 6 – 64-bi t slots; 33/66 MHz PCI o.
1-4 Computer Group Literat ure Center Web Site Board Descr i ptio n and Memory Maps 1 Figure 1-1. MVME61 00 Boar d Lay out Diag ram 4248 0504 10/100/1000 DE BU G ABT/RST LAN 2 LAN 1 J42 J8 J30 U20 J3 .
Memory Maps http://www.motorola.com/computer/literature 1-5 1 Memory Maps Default Pr ocessor Memory M ap The MV64360 pre s ents a defa ult CPU memory map fol l owing RESET negatio n. The f ollowing table shows the d efault m emor y map fr om th e point of view of t he process or .
1-6 Computer Group Literat ure Center Web Site Board Descr i ptio n and Memory Maps 1 Note Set b y confi guration resi stors. 2800 00 00 2 9FF FFFF 32M PCI Bus 1 Memory Sp ace 3 2A00 0 000 41FF FFFF 3.
MOTLoad’s Proces sor Memory Map http://www.motorola.com/computer/literature 1-7 1 MO TLoad’ s Pr o cessor Memory Map MO TLoa d’ s pro cesso r mem ory map is given in the followin g t able. Note The int er nal re gisters onl y occu p y the first 64KB, b ut minimum address decoding r esoluti on is 1MB.
1-8 Computer Group Literat ure Center Web Site Board Descr i ptio n and Memory Maps 1 Default PCI Memory Map The MV64360 presents the foll owing d efault PCI memory map af ter RESET ne g ation. Note: it is the same as the GT -64260A wi th t he add ition of inte grated SRAM.
MOTLoad’s PCI Memor y Maps http://www.motorola.com/computer/literature 1-9 1 MO TLoad’ s PCI Memor y Maps MO TLoa d ’ s PCI me mory ma p for e ach PC I d omain is shown in the follo wing table s. VME Memory Ma p The MVME6100 is f ully capa ble of supp orting bo th the PReP a nd the CHRP VME Memory Map e xamples with RAM size limite d to 2 GB.
1-10 Computer Group Lit erature Center Web Site Board Descr i ptio n and Memory Maps 1 range as signed to Device Bank 1. The memory ma p is def ined in the follo wing table : T able 1-6.
System Status Register 1 http://www.motorola.com/computer/literature 1-11 1 System Sta tus Register 1 The MVME6100 board System Status Re gister 1 is a re ad-only re gister used to p rovide board status informat ion. REF_CLK Referenc e clock. Thi s bit re flects the current st ate of th e 28.
1-12 Computer Group Lit erature Center Web Site Board Descr i ptio n and Memory Maps 1 ABOR T_L Abort. Thi s bit reflect s the cur rent sta te of the onboard abort si gnal. This is a debounced v er si on of the abor t swit ch and may be used to determin e the state of the abort switch .
System Status Register 2 http://www.motorola.com/computer/literature 1-13 1 System Sta tus Register 2 The MVME6100 bo ard syste m status r egis t er 2 provi des board control and status bits. BD_F AIL Board F ail. This bit i s used to control the Boar d Fail LED located on the fr ont p anel.
1-14 Computer Group Lit erature Center Web Site Board Descr i ptio n and Memory Maps 1 TST A T_MASK Ther most at Mask . This bit is u sed to mask t he DS 1 621 te mper a ture sensor t hermostat output. If t his bit is clear ed, the the rmostat outpu t will be enabled to generate an int e rrupt on GPP3.
System Status Register 3 http://www.motorola.com/computer/literature 1-15 1 System Sta tus Register 3 The MVME6100 bo ard syste m status r egist er 3 pro vides the boar d softw are-control led res et functi ons. BO ARD_RESET Board Reset . Setting thi s bit will force a hard reset of the MVME6100 board .
1-16 Computer Group Lit erature Center Web Site Board Descr i ptio n and Memory Maps 1 Presence Dete ct Register The MVME5500 board contains a pres ence detec t re gister tha t may be read by the sy stem softwa re to d eterm ine t he pre senc e of op tion al devices .
Configuration Header/Switch Register (S 1) http://www.motorola.com/computer/literature 1-17 1 PCIE_PRSNT_L PMCspan Module Pr esent. I f set, the r e is no PMCspan module instal led. If c leared, t he PMCspan mod ule is install ed. PMC0P_L PMC Module 0 Present.
1-18 Computer Group Lit erature Center Web Site Board Descr i ptio n and Memory Maps 1 indicat es t hat t he swi tch i s ON for the h eader posit io n asso ciate d with that bi t, and a se t condition indi cates t hat the swi t ch is OFF .
Time Base Enab le Register http://www.motorola.com/computer/literature 1-19 1 Time Base Enab le Regist er The time ba se enable (TBEN) re gister pr ovides the means t o control the process or’ s TBEN input. TBEN0 Processo r 0 time base enab le. When this bit is cleared, the TBEN pin of proce ssor 0 is driv en lo w .
1-20 Computer Group Lit erature Center Web Site Board Descr i ptio n and Memory Maps 1 interr upts may be tai lored to meet user req uiremen ts. The ST16C554DCQ64 pro vides const a nt acti ve in terrupt output s but do not of fer TXRD Y/RXRD Y outputs.
2-1 2 2 Pr ogramming Details Intr oduction This chap ter includes ad ditional progr amming infor mation for the MVME6100 sin gle-board computer . Items di scussed i nclude: ❏ MV64360 Multi -Purpose .
2-2 Computer Group Literat ure Center Web Site Programming Details 2 follo wing table defines t he functi on assigne d to each MPP p in on the MVME6100 board.
MV64360 Re set Confi guration http://www.motorola.com/computer/literature 2-3 2 MV64360 Reset Configur ation The MV64360 supp orts two method s of devic e initializati on follo wing reset: ❏ Pins sa.
2-4 Computer Group Literat ure Center Web Site Programming Details 2 The MVME6100 boa rd s uppo rts both options. An onboa rd switch setti ng will be use d to select the op tion.
MV64360 Re set Confi guration http://www.motorola.com/computer/literature 2-5 2 AD[5] Resistor 1 Internal Space Default Address 0 0x1400.0 000 1 0xf100.
2-6 Computer Group Literat ure Center Web Site Programming Details 2 AD[18] Resisto r 1 DR AM Clock Select 0 DRAM is running at a higher frequ ency than t he core clock 1 DRAM is running at a same fre.
MV64360 Re set Confi guration http://www.motorola.com/computer/literature 2-7 2 AD[31 :29] Re sistors 101 PCI_0 D LL control 000 D LL dis able 001 Con ventio nal PCI mode at 66MHz 101 PCI-X mod e at 1.
2-8 Computer Group Literat ure Center Web Site Programming Details 2 Flash Mem ory The MVME6100 conta ins two banks of flash memory a ccessed via the De vice Controller b us containe d within MV64360 . Each bank co ntains from 8MB to 64MB o f 32-bit wide Boot Block flas h memory pro vided b y two 16- bit wide Intel StrataFlash devices .
Two-Wire Serial Interface http://www.motorola.com/computer/literature 2-9 2 T w o-Wire Ser ial Interface A two- wire se rial in terface for th e MVME 6 100 is provid ed by an I 2 C compatibl e seria l controlle r inte grated into the MV64360 system contr oller.
2-10 Computer Group Lit erature Center Web Site Programming Details 2 The f ollowing ta ble sh o ws t he I 2 C devices on the MVME6100 and th eir assigne d device I Ds. Notes 1. The SPD def ines the ph ysical att rib utes of e ach bank or group of banks, i.
MV64360 Initialization http://www.motorola.com/computer/literature 2-11 2 MV64360 Initializati on Serial EEPR OM de vices are pro vided to s upport opt ional i nitial ization of the MV643 60 (enabled b y the S4:4 swi tch).
2-12 Computer Group Lit erature Center Web Site Programming Details 2 Note 1. Dete rmined by b oot bank se lect jumper . MPC Bus an d PCI Bu s A rb itr ati on The MV64360 ASIC su pplies these funct ions. Refer to the MV64360 Da ta Sheet , lis ted in Appen dix A, Relat ed Documentat ion , for d etails.
PCI Conf iguration Space http://www.motorola.com/computer/literature 2-13 2 Specif ication Re vision 1.0b ) at the r ising ed ge of RST#. Onboa rd logic will se nse the st ates of PCIXCAP and M66EN fo r all de vices on the b us and selec t the appropr iate mode and clo ck frequenc y .
2-14 Computer Group Lit erature Center Web Site Programming Details 2 PCI Arbitrati on Assignments f or MV64360 ASI C PCI arbit ration is perfor med by t he MV64360 ASI C. The MV64360 inte grates two PCI arbite rs, one for each PCI interfac e (PCI Bus 0/ 1).
PCI Bus 0 Local Bus Dev ices http://www.motorola.com/computer/literature 2-15 2 Figure 2-1. PC I Bus 1 Local Bus PMC Expansion Slots PCI Bus 0 Local Bus De vices The MV64360 PCI Bus 0 local b us contains t he Tsi148 ASIC an d PCI6520 PMCSpan bridg e. Tsi148 ASIC The VMEb us inte rface is p rovided b y the Tsi148 ASIC.
2-16 Computer Group Lit erature Center Web Site Programming Details 2 PCI0 b us at 133MHz and the secondary PM Cspan b us at 33 or 66 MHz. See the PLX PCI6520 Spec ificati on for further pr ogramming informat ion.
MV64360 Interrupt Cont roller http://www.motorola.com/computer/literature 2-17 2 Notes 1. The int erruptin g de vice is addr essed f r om the MV64360 PCI Bus 0. 2. The int erruptin g de vice is addr essed f r om the MV64360 PCI Bus 1. 3. The inte rrupting de vice is addre ssed fro m the MV64360 De vice Bus.
2-18 Computer Group Lit erature Center Web Site Programming Details 2 4. The inter rupting de vice is addr essed from the MV64360 I2C Bus. 5. The mapping of VMEbus inter r upt sources an d Tsi148 intern al interr upt sourc es are prog rammable via the Inte rrupt Map Regi sters 1 and 2 in the Tsi148 ASIC.
A-1 A A Related Documentation Motor ola Comp uter Gr oup Docu ment s The Mo toro la publ icatio ns lis ted be low are refe rence d in thi s man ual. Y ou can obta in electro nic copies o f Motorola Co.
A-2 Computer Group Literat ure Center Web Site Related Documentation A Manufacturer s’ Documents For addi tiona l infor mation , refer to the fol lowing tabl e for man ufactu rers’ data sheet s or user’ s ma nuals. As an additional hel p, a source for the lis ted document i s provided.
Manufacturers’ Do cuments http://www.motorola.com/computer/literature A-3 A BCM5421 S 10 /100/1 000B ASE-T Gig abit T r ans cei ve r wi th SERD ES Interface Broadcom Corporation We b S i t e : http ://www .broadcom.com 5421S-DS 05-D2 10/25/ 02 3 V olt In tel Str a taFlas h Memory 28F256 K3 Intel Corporation Lite ratur e Cen ter 19521 E .
A-4 Computer Group Literat ure Center Web Site Related Documentation A 3.3V -5V 256Kbit (32Kx 8 ) Timek eeper SRAM ST Microelectronics 1000 E ast Be l l Ro ad Phoenix, AZ 85022 We b S i t e : http ://www .st.com/stonline/books/t oc/index.htm M48T37V 2-W ire Serial CMOS EEPR OM Atmel Corpor ation San Jose, CA We b S i t e : http ://www .
Related Specifications http://www.motorola.com/computer/literature A-5 A Related Specifications For add it ional infor mation , refe r t o the f ollowing ta ble fo r rela te d specif ications. F or your con venience, a source for the l isted document is also pro vided.
IN-1 B block diag r am 1-4 C comments, s ending xiv config swi t ch regi st er 1-17 conventions used in the manual xv D default P CI memory map 1-8 default pr ocessor memory map 1-5 documentation, rel.
An important point after buying a device Emerson MVME6100 (or even before the purchase) is to read its user manual. We should do this for several simple reasons:
If you have not bought Emerson MVME6100 yet, this is a good time to familiarize yourself with the basic data on the product. First of all view first pages of the manual, you can find above. You should find there the most important technical data Emerson MVME6100 - thus you can check whether the hardware meets your expectations. When delving into next pages of the user manual, Emerson MVME6100 you will learn all the available features of the product, as well as information on its operation. The information that you get Emerson MVME6100 will certainly help you make a decision on the purchase.
If you already are a holder of Emerson MVME6100, but have not read the manual yet, you should do it for the reasons described above. You will learn then if you properly used the available features, and whether you have not made any mistakes, which can shorten the lifetime Emerson MVME6100.
However, one of the most important roles played by the user manual is to help in solving problems with Emerson MVME6100. Almost always you will find there Troubleshooting, which are the most frequently occurring failures and malfunctions of the device Emerson MVME6100 along with tips on how to solve them. Even if you fail to solve the problem, the manual will show you a further procedure – contact to the customer service center or the nearest service center
