Instruction/ maintenance manual of the product Quad HOTLink II CYV15G0404RB Cypress Semiconductor
Go to page of 27
Independent Clock Quad HOTLink II™ Deserializing Reclocke r CYV15G0404RB Cypress Semiconductor Corpora tion • 198 Champion Court • San Jose , CA 95134-1709 • 408-943-2600 Document #: 38-02102 Rev .
CYV15G0404RB Document #: 38-02102 Rev . *C Page 2 of 27 Figure 1. HOTLink II ™ System Connecti on s Vide o Coproc es sor 10 10 10 10 Video Coprocessor 10 10 10 10 Serial Links Independ ent CYV15G04 .
CYV15G0404RB Document #: 38-02102 Rev . *C Page 3 of 27 Reclocking Deserializer Path Block Diagra m INA1+ INA1– INA2+ INA2– INSELA Clock & Data Recovery PLL Shifter LFIA 10 RXDA[9:0] Receive Signal Monitor Output Register RXCLKA+ RXCLKA– ÷ 2 RXPLL PDA SPDSELA ULCA RXRA TEA 10 BIST LFSR 10 RXBIST A[1:0] LDTDEN SDASEL[2.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 4 of 27 Reclocking Deserializer Path Block Diagram (continued) = Internal Signal INC1+ INC1– INC2+ INC2– INSELC Clock & Data Recovery PLL Shifte.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 5 of 27 WREN ADDR[3:0] DA T A[7:0] Device Configuration and Control Block Diagram = Internal Sign al RXRA TE[A.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 6 of 27 Pin Configuration (T op View) [1 ] Note 1. NC = Do not conne ct. 123456789 10 11 12 13 14 15 16 17 18 19 20 A IN C1– ROUT C1– IN C2– ROUT .
CYV15G0404RB Document #: 38-02102 Rev . *C Page 7 of 27 Pin Configuration (Bottom V iew) [1] 20 19 18 17 16 15 14 13 12 11 10 987654321 A ROUT B2– IN B2– ROUT B1– IN B1– V CC ROUT A2– IN A2.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 8 of 27 Pin Definitions CYV15G0404RB Quad HOTLink II Deserializing Reclocker Name IO Characteristics Signal Description Receive Path Data and St atus Signals RXDA[9:0] RXDB[9:0] RXDC[9:0] RXDD[9:0] L VTTL Output, synchronous to the RXCLK± output Parallel Data Output .
CYV15G0404RB Document #: 38-02102 Rev . *C Page 9 of 27 LDTDEN L VTTL Input, internal p ull up Level Detect T ransition Density Enab le . When LDTDEN is H IGH, the Signal Level Detector , Range Controller , and T ransition Density De tector are all enabled to determine if the RXPLL tracks TRGCLKx± or the selected input serial data stream.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 10 of 27 DA T A[7:0] L VTTL input asynchronous, internal p ull-up Control Data Bus . The DA T A[7:0] bu s is the input data bus that configures the device. The WREN input writes the values of the DA T A[7:0] bus into the latch specified by address locati on on the ADDR[3:0] bus.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 1 1 of 27 CYV15G0404RB HOTLink II Op eration The CYV15G0404R B is a highly configurable, indepe ndent clocking, quad-channel reclocking deseria lizer th.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 12 of 27 operates at, or near the rate of the inco ming dat a stream for two primary cases: • When the incoming data stream resumes after a time in which it was “missing.” • When the incoming data stream is outside the acceptable signaling rate range.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 13 of 27 reclocker serial drivers for a ch annel are in this disabled state, the associated internal reclocker logic also pow ers down. The deserialization logic a nd parallel outputs remain enabled. A device reset (RESET sampled LOW) disables all output drivers.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 14 of 27 Latch Banks 12, 13, and 14 load values i n the related latch banks in globally . A write opera tion to l atch bank 12 performs a global write t.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 15 of 27 Device Configuration Strategy Follow these steps to load the configuration latches on each channel: 1. Pulse RESET Low after device power up. This operation resets all four channels. Initialize the JT AG state machine to its reset state, as det ailed in “JT AG Support” on page 17 .
CYV15G0404RB Document #: 38-02102 Rev . *C Page 16 of 27 T able 4. Device Co ntro l Latch Configuration T able ADDR Channel T ype DA T A7 DA T A6 DA T A5 D A T A4 DA T A3 DA T A2 DA T A1 DA T A0 Reset.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 17 of 27 JT AG Support The CYV15G0404RB contains a JT AG port to allow system level diagnosi s of device inte rconnect. Of the avai lable JT AG modes, boundary scan and bypass are supported. This capability is present only o n the L VTTL inputs and outputs and the TRGCLKx± cl ock input.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 18 of 27 Figure 2. Receive BIST State Machine Receive BIST Detected LOW Monitor Data Received {BISTSTx, RXDx[0], No RX PLL Out of Lock Y es, {BISTSTx, R.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 19 of 27 Maximum Ratings Excedding maximum ratings may shorten the device life. User guidelin es are not teste d S torage T emp erature .............. .............. ...... –65°C to +150°C Ambient T emperature with Power Applied .
CYV15G0404RB Document #: 38-02102 Rev . *C Page 20 of 27 Differential CML Seri al Outputs: ROUT A1 ± , ROUT A2 ± , ROUTB1 ± , ROUTB2 ±, ROUTC1 ± , ROUTC2 ± , ROUTD1 ± , ROUTD2 ± V OHC Output HIGH V oltage (V CC Referenced) 100 Ω differential loa d V CC – 0.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 21 of 27 Notes 14. T ested initially and af ter any design or process changes that may af fect these parameters, but not 100% tested. 15. The ratio of rise time to falling time must not vary by greater than 2:1.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 22 of 27 CYV15G0404RB Device RESET Char acteristics Over th e Ope rating Range t RST Device RESET Pulse Width 30 ns CYV15G0404RB Reclocker Serial Outp ut Characteristic s Over the Operating Range Parameter Description Condition Min.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 23 of 27 Switching W aveforms for the CYV15G0404RB HOTLink II Receiver CYV15G0404RB HOTLink II Bus Configu ration Switching W aveforms RXCLKx+ RXDx[9:0].
CYV15G0404RB Document #: 38-02102 Rev . *C Page 24 of 27 T able 6. Package Co ordinate Signal Allocation Ball ID Signal Name Signal T ype Ball ID Signal Name Signal T ype Ball ID Signal Name Signal T .
CYV15G0404RB Document #: 38-02102 Rev . *C Page 25 of 27 B20 ROUTB2+ CML OUT E18 VCC POWER L04 GND GROUND C01 TDI L VTTL IN PU E19 VCC POWER L17 RXDB[8] L VTTL OUT C02 TMS L VTTL IN PU E20 VCC POWER L.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 26 of 27 © Cypress Semico nductor Corpor ation, 2007. Th e information cont ained herein is subject to chan ge without not ice. Cypress Semico nductor Corporation assumes no resp on sibility for the use of any circuitry o ther than circui try embodied i n a Cypress prod uct.
CYV15G0404RB Document #: 38-02102 Rev . *C Page 27 of 27 Document History Page Document Title: CYV15G0404RB Independent Cloc k Quad HOTLink II™ Deserializing Re clocker Document Number: 38 -02102 REV .
An important point after buying a device Cypress Semiconductor Quad HOTLink II CYV15G0404RB (or even before the purchase) is to read its user manual. We should do this for several simple reasons:
If you have not bought Cypress Semiconductor Quad HOTLink II CYV15G0404RB yet, this is a good time to familiarize yourself with the basic data on the product. First of all view first pages of the manual, you can find above. You should find there the most important technical data Cypress Semiconductor Quad HOTLink II CYV15G0404RB - thus you can check whether the hardware meets your expectations. When delving into next pages of the user manual, Cypress Semiconductor Quad HOTLink II CYV15G0404RB you will learn all the available features of the product, as well as information on its operation. The information that you get Cypress Semiconductor Quad HOTLink II CYV15G0404RB will certainly help you make a decision on the purchase.
If you already are a holder of Cypress Semiconductor Quad HOTLink II CYV15G0404RB, but have not read the manual yet, you should do it for the reasons described above. You will learn then if you properly used the available features, and whether you have not made any mistakes, which can shorten the lifetime Cypress Semiconductor Quad HOTLink II CYV15G0404RB.
However, one of the most important roles played by the user manual is to help in solving problems with Cypress Semiconductor Quad HOTLink II CYV15G0404RB. Almost always you will find there Troubleshooting, which are the most frequently occurring failures and malfunctions of the device Cypress Semiconductor Quad HOTLink II CYV15G0404RB along with tips on how to solve them. Even if you fail to solve the problem, the manual will show you a further procedure – contact to the customer service center or the nearest service center
