Instruction/ maintenance manual of the product ARM720T Epson
Go to page of 224
ARM720T Revision 4 (AMBA AHB Bus Interface Version) CORE CPU MANUAL EPSON Electronic Devices Website ELECTRONIC DEVICES MARKETING DIVISION http://www.epsondevice.
NO TICE No part of this material may be reproduced or duplicated in any form or by any means without the written permis- sion of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice.
Preface 1 Introduction 2 Programmer ’ s Model 3 Configuration 4 Instruction and Dat a Cache 5W r i t e B u f f e r 6 The Bus Interface 7 Memory Management Unit 8 Coprocessor Interface 9 Debugging Y .
.
CONTENTS A R M 720T CORE CPU MANUAL EPSON i Contents Preface About this document ......... ............................................................................. .......... xi 1 Introduction 1.1 About the ARM720T pr ocessor .................. .
CONTENTS ii EPSON ARM720T CORE CPU MANUAL 6.9 Reset .............. ................................. ........................................................ 6-13 7 Memory Management Unit 7.1 About the MMU ........... ............................ ....
CONTENTS ARM720T CORE CPU MANUAL EPSON i ii 10 ETM Interface 10.1 About the ETM interface ...... ............................................ ........................ 10-1 10.2 Enabling and disabl ing the ETM7 interfac e . ............................
CONTENTS iv EPSON ARM720T CORE CPU MANUAL List of Figures Figure 1-1 720T Block diagram ............ ............................................................... ......... 1-2 Figure 1-2 ARM720T processor functional signals ...... .................
CONTENTS ARM720T CORE CPU MANUAL EPSON v Figure 9-4 Clock synchronization ...... .................................................................. ......... 9-8 Figure 9-5 The ARM720T core, TAP contro ller, and EmbeddedICE-RT macrocell ... 9-10 Figure 9-6 Domain Access Control R egister .
CONTENTS v i EPSON ARM720T CORE CPU MANUAL List of Tables Table 1-1 Key to tables ...... ................................................. ............................... ......... 1-6 Table 1-2 ARM instruction summary ... ............................
CONTENTS ARM720T CORE CPU MANUAL EPSON vii Table 9-7 Determining the cause of entry to debug state .......... ........................ ....... 9-32 Table 9-8 SIZE[1:0] signal encoding .. ............................................................. ..
CONTENTS viii EPSON ARM DD I 0229B THIS P AG E IS B LANK..
Preface.
.
Preface ARM720T CORE CPU MANUAL EPSON xi Preface This preface introduces the ARM720T Revision 4 (AMBA AHB Bus Interface V ersion) CORE CPU Manual . It contains the following sectio ns: About this document ............... ..................... ........
Preface xii EPSON ARM720T CORE CPU MANUAL Chapter 8 Coprocessor Interface Read this chapter for a descriptio n on how to connect coprocessors to the ARM1 156F-S coprocessor interface. Chapter 9 Debugging Y our System Read this chapter for a descriptio n of the hardware extensions and integrated on-chip debug support for the ARM720T processor .
Preface ARM720T CORE CPU MANUAL EPSON x iii Timing diagram conventions This manual contains one or more timing diagrams. The following key explains the components used in these diagrams. Any variations are clearly labeled when they occur . Therefore, no additional meaning must be attached unless specifically stated.
Preface xiv EPSON ARM720T CORE CPU MANUAL THIS P AGE IS BLANK..
1 Introduction.
.
1: Introduction ARM720T CORE CPU MANUAL EPSON 1-1 1 Introduction This chapter provides an introduction to the ARM720T processor . It contains the following sections: 1.1 About the ARM720T processor ................ ......................... ..........
1: Introduction 1-2 EPSON ARM720T CORE CPU MANUAL A block diagram of the ARM720T processor is shown in Figure 1-1. Figure 1-1 720T Blo ck diagram MMU D ata and addres s b u ffe r s AM B A in t e r f a.
1: Introduction ARM720T CORE CPU MANUAL EPSON 1-3 The functional signals on the ARM720T processor are shown in Figure 1-2. Figure 1-2 ARM720T p rocessor functional signals 1.1.1 EmbeddedICE-RT logic The EmbeddedICE-RT logic provides integrated on-chip debug support for the ARM720T core.
1: Introduction 1-4 EPSON ARM720T CORE CPU MANUAL Changes to the programmer ’ s model T o prov ide support for the EmbeddedICE-RT macro cell, the following changes have been made to the programmer ’ s model for the ARM720T processor: Debug Control Register There are two new bits in the Debug Control Register: Bit 4 Monitor mode enable.
1: Introduction ARM720T CORE CPU MANUAL EPSON 1-5 1.2 Coprocessors The ARM720T processor has an in ternal coprocessor designated CP15 for internal control of the device (see Chapter 3 Configuration ). The ARM720T processor also includes a port for the connection of on-chip external coprocessors.
1: Introduction 1-6 EPSON ARM720T CORE CPU MANUAL 1.3.1 Format summary This section provides a summary of the ARM and Thumb instruction sets: • ARM instruction set on page 1-7 • Thumb instruction set on page 1-14 A key to the instructio n set tables is shown in T able 1-1.
1: Introduction ARM720T CORE CPU MANUAL EPSON 1-7 1.3.2 ARM instruction set This section gives an overview of the ARM inst ructions available. For full details of these instructions, see the ARM Architecture Reference Manual . The ARM instruction set formats are shown in Figure 1-3.
1: Introduction 1-8 EPSON ARM720T CORE CPU MANUAL The ARM instruction set summa ry is shown in T able 1-2. T able 1-2 ARM instru ctio n su mm ary Operation Assembler Move Move MOV{cond}{S} <Rd>,.
1: Introduction ARM720T CORE CPU MANUAL EPSON 1-9 Load Word LDR{cond} <Rd>, <a_mode2> Word with User Mode privilege LDR{cond}T <Rd>, <a_mode2P> Byte LDR{cond}B <Rd>, <.
1: Introduction 1-10 EPSON ARM720T CORE CPU MANUAL Addressing mode 2, <a_mode2> , is shown in T able 1-3. Coprocessors Data operations CDP{cond} p<cpnum>, <op1>, <CRd>, <CRn.
1: Introduction ARM720T CORE CPU MANUAL EPSON 1-11 Addressing mode 2 (privileged), <a_mode2P> , is shown in T able 1-4. Addressing mode 3 (signed byte, and halfword data transfer), <a_mode3> , is shown in Ta b l e 1 - 5 . Addressing mode 4 (load), <a_mode4L> , is shown in T able 1-6.
1: Introduction 1-12 EPSON ARM720T CORE CPU MANUAL Addressing mode 4 (store), <a_mod e4S> , is shown in T a ble 1-7. Addressing mode 5 (copro cessor data tra nsfer), <a_mode5> , is shown in T able 1-8. Operand 2, <Oprnd2> , is shown in T able 1-9.
1: Introduction ARM720T CORE CPU MANUAL EPSON 1-13 Condition fields, {cond} , are shown in T able 1-1 1. T able 1-1 1 Co ndition fields Suffix Description Condition(s) EQ Equal Z set NE Not equal Z cl.
1: Introduction 1-14 EPSON ARM720T CORE CPU MANUAL 1.3.3 Thumb instruction set This section gives an overview of the Thumb inst ructions available. For full details of these instructions, see the ARM Architecture Reference Manual . The Thumb instruction set formats are shown in Figure 1-4.
1: Introduction ARM720T CORE CPU MANUAL EPSON 1-15 The Thumb instruction set summa ry is shown in T able 1-12. T able 1-12 Th umb inst ruction summ ary Operation Assembler Move Immediate MOV <Rd>.
1: Introduction 1-16 EPSON ARM720T CORE CPU MANUAL Shift/Rotate Logical shift left LSL <Rd>, <Rs>, #<5bit_shift_imm> LSL <Rd>, <Rs> Logical shift right LSR <Rd>, &l.
1: Introduction ARM720T CORE CPU MANUAL EPSON 1-17 Note: All thumb fetches are done as 32-b it bus transactions using the 32-bit thumb prefetch buffer.
1: Introduction 1-18 EPSON ARM720T CORE CPU MANUAL 1.4 Silicon revisions This manual is for revision r4p2 of the ARM720T macrocell. See Product revision status on page xii for details of revision numbering. There are no functional differences from previous revisions.
2 Programmer’s Model.
.
2: Programmer’s Model ARM720T CORE CPU MANUAL EPSON 2-1 2 Programmer ’ s Model This chapter describes the programmer ’ s model for the ARM720T processor . It contains the following sectio ns: 2.1 Processor operating states .......... ...........
2: Programmer’s Model 2-2 EPSON ARM720T CORE CPU MANUAL 2.2 Memory format s The ARM720T processor views memory as a line ar collection of bytes numbered upwards from zero, as follows: Bytes 0 to 3 Hold the first stored word. Bytes 4 to 7 Hold the second stored word.
2: Programmer’s Model ARM720T CORE CPU MANUAL EPSON 2-3 2.2.2 Little-endian format In little-endian format, the lowest numbered byte in a word is considered the least signi ficant byte of the word, and the highest numbered byte the most significa nt.
2: Programmer’s Model 2-4 EPSON ARM720T CORE CPU MANUAL 2.5 Operating modes The ARM720T processor supports seven modes of operation, as shown in T able 2-1. 2.5.1 Changing operating modes Mode changes can be made under software contro l, by external interrupts or during exception processing.
2: Programmer’s Model ARM720T CORE CPU MANUAL EPSON 2-5 Interrupt modes FIQ mode has seven banked registers mapped to r8-14 (r8_fiq-r14_fiq). In ARM state, many FIQ handlers can use these banked registers to av oid having to save any registers onto a stack.
2: Programmer’s Model 2-6 EPSON ARM720T CORE CPU MANUAL 2.6.2 The Thumb st ate register set The Thumb state register set is a subset of th e ARM state set. Y ou have direct access to: • eight general registers, (r0–r7) •t h e P C •a Stack Pointer (SP) register •a Link Register (LR) •t h e C P S R .
2: Programmer’s Model ARM720T CORE CPU MANUAL EPSON 2-7 2.6.3 The relationship between ARM and Thumb st ate registers The Thumb st ate registers re late to the A R M state registers in the following.
2: Programmer’s Model 2-8 EPSON ARM720T CORE CPU MANUAL 2.7 Program st atus registers The ARM720T processor contains a CPSR, and five SPSRs for use by exception handlers.
2: Programmer’s Model ARM720T CORE CPU MANUAL EPSON 2-9 2.7.3 Reserved bit s The remaining bits in the PSRs are reserved. When changing flag or control bits of a PSR, you must ensure that these unused bits are not altere d.
2: Programmer’s Model 2-10 EPSON ARM720T CORE CPU MANUAL 2.8 Exceptions Exceptions arise whenever the normal flow of a program has to be halted temporarily , for example to service an interrupt from a periphe ral.
2: Programmer’s Model ARM720T CORE CPU MANUAL EPSON 2-11 2.8.2 Action on leav ing an exception On completion, the exception handler: 1 Moves the LR, minus an offset where appropriate, to the PC. The offset varies depending on the type of exception. 2 Copies the SPSR back to the CPSR.
2: Programmer’s Model 2-12 EPSON ARM720T CORE CPU MANUAL 2.8.4 Fast interrupt request The FIQ exception is used for most performance-critical interrupts in a system. In ARM state the processor has sufficient private registers to remove the necessity for register saving, minimizing the overhead of context switching.
2: Programmer’s Model ARM720T CORE CPU MANUAL EPSON 2-13 After fixing the reason for the abort, the handler must execute the following irrespective of the processor state (ARM or Thumb): SUBS PC, r14_abt, #4 for a Prefetch Abort SUBS PC, r14_abt, #8 for a Data Abort This restores both the PC and the CPSR, and retries the aborted instruction.
2: Programmer’s Model 2-14 EPSON ARM720T CORE CPU MANUAL 2.8.10 Exception priorities When multiple exceptions arise at the same time , a fixed priority system determines the order in which they are handled: 1 Reset (highest priority). 2 Data Abort. 3F I Q .
2: Programmer’s Model ARM720T CORE CPU MANUAL EPSON 2-15 2.9 Relocation of low virtual addresses by the FCSE PID The ARM720T processor provides a mechanism, Fast Context Switch Extension (FCSE), to translate virtual addresses to physical addres ses based on the current value of the FCSE Process IDentifier (PID).
2: Programmer’s Model 2-16 EPSON ARM720T CORE CPU MANUAL 2.10 Reset When the HRESETn signal goes LOW , the ARM72 0T processor: 1 Abandons the executing instruction. 2 Flushes the cache and Translation Lookaside Buffer (TLB). 3 Disables the Write Buffer (WB), cache, and MMU.
2: Programmer’s Model ARM720T CORE CPU MANUAL EPSON 2-17 2.1 1 Implement ation-defined behavior of instructions The ARM Architecture Reference Manual defines the instruction set of the ARM720T proce.
2: Programmer’s Model 2-18 EPSON ARM720T CORE CPU MANUAL THIS P AGE IS BLANK..
3 Configuration.
.
3: Configuration ARM720T CORE CPU MANUAL EPSON 3-1 3 Configuration This chapter describes the configuration of the ARM720T processor . It contains the following sections. 3.1 About configuration .... ..................... ..................... .......
3: Configuration 3-2 EPSON ARM720T CORE CPU MANUAL 3.2 Internal coprocessor instructions The instruction set for the ARM720T processo r enables yo u to implement specialized additional instructions using coprocessors. Th ese are separate processing units that are coupled to the ARM720T processor , although CP15 is built into the ARM720T processor .
3: Configuration ARM720T CORE CPU MANUAL EPSON 3-3 3.3 Registers The ARM720T processor contains registers that control the cache and MMU operation. Y ou can access these registers using MCR and MRC in structions to CP15 with the processor in a privileged mode.
3: Configuration 3-4 EPSON ARM720T CORE CPU MANUAL 3.3.2 Control Register Reading from CP15 Register 1 reads the control bits. The CRm and opcode_2 fields Should Be Zero when reading CP15 Register 1. Control Register read format is shown in Figure 3-4.
3: Configuration ARM720T CORE CPU MANUAL EPSON 3-5 Bits 12:10 When read, this returns an Unpredictable value. When written, it Should Be Zero, or a value read from these bits on the same processor . Note: Using a read-write-modify sequence when modifying this register provides the greatest future compatibility.
3: Configuration 3-6 EPSON ARM720T CORE CPU MANUAL 3.3.4 Domain Access Control Register Reading from CP15 Register 3 returns the value of the Domain Access Control Register . W riting to CP15 Register 3 writes the value of the Domain Access Control Register .
3: Configuration ARM720T CORE CPU MANUAL EPSON 3-7 3.3.6 Fault Address Register Reading CP15 Register 6 returns the value of the Fault Address Register (F AR). The F AR holds the virtual address of the access that wa s attempted when a fault occurred.
3: Configuration 3-8 EPSON ARM720T CORE CPU MANUAL In the instructions shown in T able 3-3, c7 is the preferred value for the CRn field, because it indicates a unified MMU.
3: Configuration ARM720T CORE CPU MANUAL EPSON 3-9 3.3.10 Register 14, reserved Accessing this register is undefined. W riting to Register 14 is Undefined. 3.3.1 1 T est Register The CP15 Register 15 is used for device-speci fic test operations. For more information, see Chapter 1 1 T est Support .
3: Configuration 3-10 EPSON ARM720T CORE CPU MANUAL THIS P AGE IS BLANK..
4 Instruction and Data Cache.
.
4: Instruction and Data Cache ARM720T CORE CPU MANUAL EPSON 4-1 4 Instruction and Dat a Cache This chapter describes the instruction and data cache. It contains the following sections: 4.1 About the instruction and data cache ............. ...........
4: Instruction and Data Cache 4-2 EPSON ARM720T CORE CPU MANUAL 4.1.3 Read-lock-write The IDC treats the read-lock-writ e instruction as a special case: Read phase Always forces a read of external memory , regardless of whether the data is contained in the cache.
5 Write Buffer.
.
5: Write Buffer ARM720T CORE CPU MANUAL EPSON 5-1 5 W rite Buffer This chapter describes the write buffer . It contains the following sections: 5.1 About the write buffer ................. ..................... ..................... ..................
5: Write Buffer 5-2 EPSON ARM720T CORE CPU MANUAL 5.2 W rite buffer operation Y ou control the operation of the write buffer with CP15 register 1, the Control Register (see Control Regi ste r on page 3-4).
6 The Bus Interface.
.
6: The Bus Interface ARM720T CORE CPU MANUAL EPSON 6-1 6 The Bus Interface This chapter describes the signals on the bus interface of the ARM720T processor . It contains the following sections: 6.1 About the bus interface ............... .............
6: The Bus Interface 6-2 EPSON ARM720T CORE CPU MANUAL Figure 6-1 shows a transfer with no wait states (this is the simplest type of transfer). Figure 6-1 Simple AHB transfer A granted bus master starts an AHB transfer by driving the address and control signals.
6: The Bus Interface ARM720T CORE CPU MANUAL EPSON 6-3 6.2 Bus interface signals The signals in the ARM720T processor bus in terface can be grouped into the following categories: T r ansfer type HTRANS[1:0] See Tr a n s f e r t y p e s on page 6-5.
6: The Bus Interface 6-4 EPSON ARM720T CORE CPU MANUAL The AHB bus master interface signals are shown in Figure 6-2. Figure 6-2 AHB bus master i nterface AH B m a st e r HBUS REQ HL O C K HRE A DY HRE.
6: The Bus Interface ARM720T CORE CPU MANUAL EPSON 6-5 6.3 T ransfer types The ARM720T processor bus interface is pipe lined, so the address-class signals and the memory request signals are broadcast in the bus cycle ahead of the bus cycle to which they refer .
6: The Bus Interface 6-6 EPSON ARM720T CORE CPU MANUAL Figure 6-4 shows some examples of different transfer types. Figure 6-4 Transf er type examples In Figure 6-4: • The first transfer is the start of a burst and is therefore nonsequential. • The master performs the second transfer of the burst immediately.
6: The Bus Interface ARM720T CORE CPU MANUAL EPSON 6-7 6.4 Address and control signals The address and control signals are de scribed in the following sections: • HADDR[31:0] • HWRITE • HSIZE[2:0] • HBURST[2:0] on page 6-8 • HPROT[3:0] on page 6-8.
6: The Bus Interface 6-8 EPSON ARM720T CORE CPU MANUAL 6.4.4 HBURST[2:0] HBURST[2:0] indicates the type of burst generate d by the ARM7 20T core, as shown in Ta b l e 6 - 3 . For more details of burst operation, see the AMBA Specification (Rev 2.0) . 6.
6: The Bus Interface ARM720T CORE CPU MANUAL EPSON 6-9 6.5 Slave transfer response signals After a master has started a transfer , the slave determines how the transfer progresses. No provision is made in the AHB specif ication for a bus master to cancel a transfer after it has begun.
6: The Bus Interface 6-10 EPSON ARM720T CORE CPU MANUAL 6.5.2 HRESP[1:0] HRESP[1:0] is used by the slave to show the status of a t ransfer . The HRESP[1:0] encodings are shown in T a ble 6-5. For a full description of the slave transfer responses, see the AMBA Specification (Rev 2.
6: The Bus Interface ARM720T CORE CPU MANUAL EPSON 6-11 6.6.2 HRDA T A[31:0] The read data bus is driven by the approp riate sl ave during read transfer s. If the slave extends the read transfer by holding HREADY LOW , the slave has to provide valid data only at the end of the final cycle of the transfer , as indicated by HREADY HIGH.
6: The Bus Interface 6-12 EPSON ARM720T CORE CPU MANUAL T a ble 6-7 shows active byte lanes for big-endian systems. 6.7 Arbitration The arbitration mechanism is describe d fully in the AMBA Specific ation (Rev 2.0) . This mechanism is used to ensure that only one mast er has access to the bus at any one time.
6: The Bus Interface ARM720T CORE CPU MANUAL EPSON 6-13 6.8 Bus clocking There are two clock inputs on the ARM720T processor bus interface. 6.8.1 HCLK The bus is clocked by the system clock, HCLK . This clock times all bus transfers. All signal timings are related to the rising edge of HCLK .
6: The Bus Interface 6-14 EPSON ARM720T CORE CPU MANUAL THIS P AGE IS BLANK..
7 Memory Management Unit.
.
7: Memory Management Unit ARM720T CORE CPU MANUAL EPSON 7-1 7 Memory Management Unit This chapter describes the Memory Management Unit (MMU). It contains the following sections: 7.1 About the MMU ............... ..................... .................
7: Memory Management Un it 7-2 EPSON ARM720T CORE CPU MANUAL 7.1.1 Access permissions and domains For large and small pages, access permissions are defined for each su bpage (4KB for small pages, 16KB for large pages). Se ctions and tiny pages have a si ngle set of access permissions.
7: Memory Management Unit ARM720T CORE CPU MANUAL EPSON 7-3 7.2 MMU program-accessible registers T able 7 -1 lists the CP15 registers that are used in conjunction with page table descriptors stored in memory to determine the operation of the MMU. All the CP15 MMU registers, except register c8, contain state.
7: Memory Management Un it 7-4 EPSON ARM720T CORE CPU MANUAL 7.3 Address tr anslation The MMU translates V As generated by the CPU co re, and by CP15 regist er c13, into physical addresses to access external me mory . It also derives and checks the access permission, using the TLB.
7: Memory Management Unit ARM720T CORE CPU MANUAL EPSON 7-5 The translation ta ble has up to 40 96 x 32-bit en tries, each describing 1MB of virtual memory . This enables up to 4GB of virtual memory to be addressed. Figure 7-2 shows the table walk process.
7: Memory Management Un it 7-6 EPSON ARM720T CORE CPU MANUAL 7.3.2 Level one fetch Bits [31:14] of the T ranslation T able Base Register ar e concatenated with bits [31:20] of the MV A to produce a 30-bit addr ess as shown in Figure 7-3.
7: Memory Management Unit ARM720T CORE CPU MANUAL EPSON 7-7 Level one descriptor bit assignments are shown in T able 7-2. The two least significant bits of the level one de scriptor indicate the de scriptor type as shown in T able 7-3.
7: Memory Management Un it 7-8 EPSON ARM720T CORE CPU MANUAL 7.3.4 Section descriptor A section descriptor provides th e base address of a 1MB block of memory . Figure 7-5 shows the format of a section descriptor . Figure 7-5 Section de scriptor Section descriptor bit assignme nts are described in T able 7 -4.
7: Memory Management Unit ARM720T CORE CPU MANUAL EPSON 7-9 Coarse page table descriptor bit a ssignments are described in T a ble 7-5. 7.3.6 Fine p age t able descriptor A fine page table descriptor provides the base address of a page table that contains level two descriptors for large page, small page, or tiny page accesses.
7: Memory Management Un it 7-10 EPSON ARM720T CORE CPU MANUAL 7.3.7 T ranslating section references Figure 7-8 shows the complete section translation sequence. Figure 7-8 Section translat io n Note: You must check access permissions contai ned in the level one descriptor before generating the physical address.
7: Memory Management Unit ARM720T CORE CPU MANUAL EPSON 7-11 A level two descriptor defines a tiny , a small, or a large page descriptor , or is invalid: • a large page descriptor provides the base .
7: Memory Management Un it 7-12 EPSON ARM720T CORE CPU MANUAL 7.3.9 T ranslating la rge p age references Figure 7-10 shows the comp lete translation sequence for a 64KB large page.
7: Memory Management Unit ARM720T CORE CPU MANUAL EPSON 7-13 7.3.10 T ranslating sm all page references Figure 7-1 1 shows the complete transl ation sequence for a 4KB small page.
7: Memory Management Un it 7-14 EPSON ARM720T CORE CPU MANUAL 7.3.1 1 T ranslating tiny p age references Figure 7-12 shows the complete transl ation sequence for a 1KB tiny page. Figure 7-12 Tiny page t ranslation from a fine page ta ble Page translation involves one additional step beyond that of a section translation.
7: Memory Management Unit ARM720T CORE CPU MANUAL EPSON 7-15 7.4 MMU fault s and CPU abort s The MMU generat es an abo rt on the following types of faults: • alignment faults (data accesses only) • translation faults • domain faults • permission faults.
7: Memory Management Un it 7-16 EPSON ARM720T CORE CPU MANUAL 7.5 Fault address and fault st atus registers On an abort, the MMU places an encoded 4-b it value, FS[3:0], along with the 4-bit encoded domain number , in the da ta FSR, and the MV A associated with the abort is latched int o the F AR.
7: Memory Management Unit ARM720T CORE CPU MANUAL EPSON 7-17 7.6 Domain access control MMU accesses are primarily controlled through the use of domains. There are 16 domains and each has a 2-bit field to define access to it . T w o types of user are supported, clients and managers.
7: Memory Management Un it 7-18 EPSON ARM720T CORE CPU MANUAL T able 7-10 shows how to interpret the Access Permission (AP) bits and how their interpretation is dependent on the S and R bits (control register bits 8 and 9).
7: Memory Management Unit ARM720T CORE CPU MANUAL EPSON 7-19 7.7 Fault checking sequence The sequence the MMU uses to check for access faults is different for se ctions and pages.
7: Memory Management Un it 7-20 EPSON ARM720T CORE CPU MANUAL 7.7.2 T ranslation fault There are two types of translation fault: Section A section translation fault is genera ted if the level one descriptor is marked as invalid. This happens if bits [1:0] of the descriptor are both 0.
7: Memory Management Unit ARM720T CORE CPU MANUAL EPSON 7-21 7.8 External aborts In addition to the MMU-ge nerated aborts, the ARM72 0T processor can be externally abor ted by the AMBA bus. This can be us ed to flag an error on an ex ternal memory access.
7: Memory Management Un it 7-22 EPSON ARM720T CORE CPU MANUAL THIS P AGE IS BLANK..
8 Coprocessor Interface.
.
8: Coprocessor Interface ARM720T CORE CPU MANUAL EPSON 8-1 8 Coprocessor Interface This chapter describes the coprocessor interfac e on the ARM720T processor . It contains the following sectio ns: 8.1 About coprocessors ...................... ........
8: Coprocessor Interface 8-2 EPSON ARM720T CORE CPU MANUAL The coprocessor: 1 Decodes instructions to determ ine whether it can accept the instruction. 2 Indicates whether it can accept the instruction (by signaling on EXTCP A and EXTCPB ). 3 Fetches any values required from its own register bank.
8: Coprocessor Interface ARM720T CORE CPU MANUAL EPSON 8-3 8.2 Coprocessor interface signals The signals used to interface the ARM72 0T co re to a coprocessor are grouped into four categories. The clock and clock control signals include the main processor clock and bus reset: •H C L K •E X T C P C L K E N • HRESETn.
8: Coprocessor Interface 8-4 EPSON ARM720T CORE CPU MANUAL 8.3 Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the instructions executing in the ARM720T processor pipeline .
8: Coprocessor Interface ARM720T CORE CPU MANUAL EPSON 8-5 8.4 Coprocessor interface handshaking The ARM720T core and any coprocessors in the system perform a handshake using the signals shown in T able 8-2. These signals are explained in more detail in Coprocessor signaling on page 8-6.
8: Coprocessor Interface 8-6 EPSON ARM720T CORE CPU MANUAL 8.4.3 Coprocessor signaling The coprocessor signals as follows: Coprocessor absent If a coprocessor cannot accept the instruction currently in Decode it must leave EXTCP A and EXTCPB both HIGH.
8: Coprocessor Interface ARM720T CORE CPU MANUAL EPSON 8-7 8.4.5 Coprocessor register transfer instructions The coprocessor register transfer instructions, MCR and MRC, transfer data between a register in the ARM720T processor register bank and a register in the coprocessor register bank.
8: Coprocessor Interface 8-8 EPSON ARM720T CORE CPU MANUAL 8.4.7 Coprocessor load and store operations The coprocessor load and store instructions, LDC and STC, are used to transfer data betwee n a coprocessor and memory . They can be used to transfer either a single word of data or a number of the coprocessor registers.
8: Coprocessor Interface ARM720T CORE CPU MANUAL EPSON 8-9 8.5 Connecting coprocessors A coprocessor in a system based on an ARM720T processor must have 32-bit connections to: • transfer data from memory (instruction stream and LDC) • write data from the ARM720T processor (MCR) • read data to the ARM720T processor (MRC).
8: Coprocessor Interface 8-10 EPSON ARM720T CORE CPU MANUAL 8.6 Not using an external coprocessor If you are implem enting a system tha t does no t include any external coprocessors, you must tie both EXTCP A and EXTCPB HIGH. This indicates that no external coprocessors are present in the system.
9 Debugging Your System.
.
9: Debugging Your Sy stem ARM720T CORE CPU MANUAL EPSON 9-1 9 Debugging Y our System This chapter describes how to de bug a system based on an ARM720 T processor . It contains the following sectio ns: 9.1 About debugging your system ................. .
9: Debugging Your Syste m 9-2 EPSON ARM720T CORE CPU MANUAL 9.1 About debugging your system The advanced debugging features of the ARM72 0T processor make it easier to develop application software, operating sy stems, and th e hardware itself.
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-3 9.2 Controlling debugging The major blocks of the ARM720T processor are: ARM CPU core This has hardware support for debug. EmbeddedICE-RT macrocell A set of registers and comparators that you use to generate debug exceptions (such as breakpoints).
9: Debugging Your Syste m 9-4 EPSON ARM720T CORE CPU MANUAL 9.2.1 Debug modes Y ou can perform debugging in either of the following modes: Halt mode When the system is in halt mode, the core enters debug state when it encounters a breakpoint or a watc hpoint.
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-5 9.3 Entry into debug st ate If the system is in halt mode, any of the following types of interrupt force the processor into debug state: • a breakpoint (a given instruction fetch) • a watchpoint (a data access) • an external debug request.
9: Debugging Your Syste m 9-6 EPSON ARM720T CORE CPU MANUAL 9.3.1 Entry into debug st ate on breakpoint The ARM720T processor marks instructions as being breakpointed as they enter the instruction pipeline, but the core does not en ter debug state until the instruction reaches the Execute stage.
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-7 9.3.3 Entry into debug st ate on debug request An ARM720T core in halt mode can be forced in to debug state on debug request in either of the following ways: • through EmbeddedICE-RT programming (see Programming breakpoints on page 9-36, and Programming watchpoints on page 9-38.
9: Debugging Your Syste m 9-8 EPSON ARM720T CORE CPU MANUAL 9.3.5 Clocks The system and test clocks must be synchronized externally to the processor . The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design. Synchronizing off-chip debug clocking with th e ARM720T processor requires a three-stage synchronizer .
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-9 9.4 Debug interface The ARM720T processor debug interface is ba sed on IEEE Std. 1 149.1- 1990, Standard T est Access Port and Boundary-Scan Architecture . Refer to this standard for an explanation of the terms used in this chapter , and for a description of the T AP controller states.
9: Debugging Your Syste m 9-10 EPSON ARM720T CORE CPU MANUAL 9.6 The EmbeddedICE-RT macrocell The ARM720T processor Embedde dICE-RT macrocell module provides integrated on-chip debug support for the ARM720T core.
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-11 Abort status register This register identifies whethe r an abort exception entry was caused by a breakpoint, a watchpoint, or a rea l abort. For more information, se e Abort status regist er on page 9-38.
9: Debugging Your Syste m 9-12 EPSON ARM720T CORE CPU MANUAL 9.8 EmbeddedICE-RT register map The locations of the EmbeddedICE-RT registers are shown in T able 9-1. 9.9 Monitor mode debugging The ARM720T processor contains logic that enables the debugging of a system without stopping the core entirely .
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-13 9.9.2 Restrictions on mo nitor-mode debugging There are several restrictions you must be aw are of when the ARM core is configured for monitor-mode debugging: • Breakpoints and watchpoints cannot be data-dependent in monitor mode.
9: Debugging Your Syste m 9-14 EPSON ARM720T CORE CPU MANUAL 9.10 The debug communications channel The ARM720T EmbeddedICE-RT macrocell contains a Debug Communication Channel (DCC) for passing information between the target and the host debugger . This is implemented as coprocessor 14.
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-15 The Domain Access Control Register bit assignments are shown in T able 9-2. Note: If execution is halted, bit 0 might remain asserted. The debugger can clear it by writing to the Domain Access Control Register.
9: Debugging Your Syste m 9-16 EPSON ARM720T CORE CPU MANUAL 9.10.2 Communication s through the DCC Messages can be sent and received through the DCC. Sending a message to the debugger Messages are se.
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-17 9.1 1 Scan chains and the JT AG interface There are three JT AG-style scan chains within the ARM720T processor . These enable debugging and EmbeddedICE-RT programming. A JT AG-style T est Access Port (T AP) controller controls the sc an chains.
9: Debugging Your Syste m 9-18 EPSON ARM720T CORE CPU MANUAL Scan chain 15 Scan chain 15 is dedicated to the system cont rol coprocessor registers (the CP15 registers).
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-19 9.12 The T AP controller The T AP controller is a state machine that de termines the state of the boundary-scan test signals DBGTDI and DBGTDO . Figure 9-8 shows the state transitions that occur in the T AP controller .
9: Debugging Your Syste m 9-20 EPSON ARM720T CORE CPU MANUAL 9.13 Public JT AG instructions T a ble 9-4 shows the public JT AG instructions. In the following descriptions, the ARM720T processor samples DBGTDI and DBGTMS on the rising edge of HCLK with DBGTCKEN HIGH.
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-21 9.13.3 IDCODE (b1 1 10) The IDCODE instruction connects the device id entification code register (or ID register) between DBGTDI and DBGTDO . The ID register is a 32-bit register that enables the manufacturer , part number , and version of a component to be read through the T AP .
9: Debugging Your Syste m 9-22 EPSON ARM720T CORE CPU MANUAL 9.14 T est dat a registers The six test data registers that can connect between DBGTDI and DBGTDO are described in the following sections: .
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-23 9.14.3 Instruction register Purpose Changes the current T AP instruction. Length 4 bits. Operating mode In the SHIF T -IR state, the instruction register is selected as the serial path between DBGTDI , and DBGTDO .
9: Debugging Your Syste m 9-24 EPSON ARM720T CORE CPU MANUAL 9.14.5 Scan chains 1 and 2 The scan chains enable serial access to the co re logic, and to the EmbeddedICE-RT hardware for programming purposes. Each scan chain cell is simple and comprises a serial register and a multiplexor .
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-25 During SHIF T -DR, a data value is shifted into the serial register . Bits 32 to 36 specify the address of the EmbeddedICE-RT register to be accessed. During UPDA TE-DR, this register is either read or written depending on the value of bit 37 (0 = read, 1 = write).
9: Debugging Your Syste m 9-26 EPSON ARM720T CORE CPU MANUAL 9.16 Examining the core and the system in debug st ate When the ARM720T processor is in debug state, you can examine the co re and system state by forcing the load and store multiples into the instruction pipeline.
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-27 9.16.1 Determining the core st ate When the processor has entered debug state from Thumb state, the simp lest course of action is for the debugger to force the core back into ARM state. The debugger can then execute the same sequence of instructions to determine the processor state.
9: Debugging Your Syste m 9-28 EPSON ARM720T CORE CPU MANUAL All these instructions execute at debug speed. De bug speed is much slower than system speed. This is because between each core clock, 33 clocks occur in order to shift in an instruction, or shift out data.
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-29 When the ARM720T processor returns to debug st ate after a system speed access, bit 33 of scan chain 1 is set HIGH. The state of bit 33 gives the debug ger information about why the core entered debug state the first time this scan chain is read.
9: Debugging Your Syste m 9-30 EPSON ARM720T CORE CPU MANUAL Figure 9-3 on page 9- 5 shows that the final memory access occurs in the cycle after DBGACK goes HIGH.
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-31 9.18.3 W atchpoint with another exception If a watchpointed access simultaneously causes a Data Abort, the ARM720T processor enters debug state in abort mode. Entry into debug is held off until the core changes into abort mode and has fetched the instruct ion from the abort vector .
9: Debugging Your Syste m 9-32 EPSON ARM720T CORE CPU MANUAL 9.18.6 Summary of return address calculations T o determine whether entry to debug state wa s due to a breakpoint, watchpoint, or debug req.
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-33 9.19.2 Interrupt s When the ARM720T processor enters debug st ate, interrupts are automatically disabled. If an interrupt is pending during the instruct ion prior to entering debug state, the ARM720T processor enters debug state in the mode of the interrupt.
9: Debugging Your Syste m 9-34 EPSON ARM720T CORE CPU MANUAL Figure 9-12 EmbeddedICE-RT block d iagram The data to be written is shifted into the 32-bit data field, the address of the register is shifted into the 5-bit address field, and the read/write bit is set.
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-35 9.20.2 Using the dat a, and address mask registers For each value register in a regist er pair , there is a mask register of the same format. Set ting a bit to 1 in the mask register has the effect of making the corresponding bit in the value register disregarded in the comparison.
9: Debugging Your Syste m 9-36 EPSON ARM720T CORE CPU MANUAL DBGEXT[1:0] Is an external input to EmbeddedICE-RT logic that enables the watchpoint to be dependent on some external condition. The DBGEXT input for W atchpoint 0 is labeled DBGEXT[0] . The DBGEXT input for W atchpoint 1 is labeled DBGEXT[1] .
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-37 3 Program the data value register only when you require a data-dependent breakpoint, that is only when you have to match the actual instruction code fetched as well as the address. If the data valu e is not required, program the data mask register to 0xFFFFFFFF (all bits set).
9: Debugging Your Syste m 9-38 EPSON ARM720T CORE CPU MANUAL 9.22 Programming watchpoint s This section contains examples of how to prog ram the watchpoint unit to generate br eakpoints and watchpoints. Many other ways of programming the watch point unit registers are possible.
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-39 9.24 Debug control register The Debug Control Register is si x bits wide. W rites to the Debug Control Register occur when a watchpoint unit register is written. Reads of the Debug Control Register occur when a watchpoint unit register is read.
9: Debugging Your Syste m 9-40 EPSON ARM720T CORE CPU MANUAL 9.24.1 Disabling interrupt s IRQs and FIQs are disabled under the following conditions: • during debugging ( DBGACK HIGH) • when the INTDIS bit is set. The core interrupt enable signal, IFEN , is driven as shown in T able 9-10.
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-41 9.25 Debug st atus register The debug status register is 13 bits wide. If it is accessed for a write (with the read/write bit set), the status bits are written. If it is acce ssed for a read (with the read/write bit clear), the status bits are read.
9: Debugging Your Syste m 9-42 EPSON ARM720T CORE CPU MANUAL The structure of the debug control and status registers is shown in Figure 9-17. Figure 9-17 Debu g control and status register structur e .
9: Debugging Your Sys tem ARM720T CORE CPU MANUAL EPSON 9-43 9.26 Coupling breakpoint s and watchpoint s Y ou can couple watchpoint units 1 and 0 together using the CHA IN and RANGE inputs. The use of CHAIN enables W atchpoint 0 to be triggered only if W atchpoint 1 has previously matched.
9: Debugging Your Syste m 9-44 EPSON ARM720T CORE CPU MANUAL 9.26.2 DBGRNG signal The DBGRNG signal is derived as follows: DBGRNG = ((({Av[31:0],Cv[4:0]} XNOR {A[31:0],C[4:0]}) OR {Am[31:0],Cm[4:0]}) .
10 ETM Interface.
.
10: ETM Interface ARM720T CORE CPU MANUAL EPSON 10-1 10 ETM Interface This chapter describes the ETM interface that is provided on the ARM720T processor . It contains the following sections: 10.1 About the ETM interface ............ ..................
10: ETM Interface 10-2 EPSON ARM720T CORE CPU MANUAL 10.3 Connecti ons between th e ETM7 macrocell and the ARM720T processor T able 10-1 shows the connections that you must make between th e ETM7 macrocell and the ARM720T processor .
10: ETM Interface ARM720T CORE CPU MANUAL EPSON 10-3 10.4 Clocks and reset s The ARM720T processor uses a single clock, HCLK , as both the main system clock and the JT AG clock. Y ou must connect the processor clock to both HCLK and TCK on the ETM. Y ou can then use TCKEN to control the JT AG in terface.
10: ETM Interface 10-4 EPSON ARM720T CORE CPU MANUAL THIS P AGE IS BLANK..
11 Test Support.
.
11: Test Support ARM720T CORE CPU MANUAL EPSON 11-1 11 T est Support This chapter describes the test methodology and the CP15 test registers for the ARM720T processor synthesized logic and TCM. It contains the following sections: 1 1.1 About the ARM720T test registers .
11: Test Support 11-2 EPSON ARM720T CORE CPU MANUAL 1 1.2 Automatic T est Pattern Generation (A TPG) Scan insertion is already performed and fi xed for the ARM720T processor . Y ou can use Automatic T est Pattern Generation (A TPG) too ls to create the necessary scan patterns to test the logic outputs from all registers.
11: Test Support ARM720T CORE CPU MANUAL EPSON 11-3 1 1.3 T est St ate Register The test sta te register contai ns only one bit , bit 0: Bit 0 set Enable MMU and cache test. Bit 0 clear Disable MMU and cache test. At reset ( HRESETn LOW), bit 0 is cleared.
11: Test Support 11-4 EPSON ARM720T CORE CPU MANUAL T a ble 1 1-3 summarizes register c7, c9, and c15 operations. The CAM read format for Rd is shown in Figure 1 1-2. Figure 11-2 Rd format, CAM read The CAM write format for R d is shown in Figure 1 1-3.
11: Test Support ARM720T CORE CPU MANUAL EPSON 11-5 The RAM read format for Rd is shown in Figure 1 1-4. Figure 11-4 Rd format, RAM read The RAM write format for Rd is shown in Figure 1 1-5. Figure 11-5 Rd format, RAM write The CAM match, RAM read format for Rd is shown in Figure 1 1-6.
11: Test Support 11-6 EPSON ARM720T CORE CPU MANUAL The CAM match, RAM read format for data is shown in Figure 1 1-9. Figure 11-9 Data format, CAM match RAM read 1 1.4.1 Addressing the CAM and RAM For the CAM read or write, and RAM read or write operations you must specify the segment, index, and word (for the RAM operations).
11: Test Support ARM720T CORE CPU MANUAL EPSON 11-7 Example 1 1-1 shows sample code fo r performing software test of the cache. It contains typical operations with register C15.
11: Test Support 11-8 EPSON ARM720T CORE CPU MANUAL ; Now read and check MOV r8,#8 MOV r2,#0x10 MOV r1,#0 loop1 MCR p15,3,r1,c15,c3,0 ; write C15 .C to ‘0’ MCR p15,2,r2,c15,c11,2 ; read RAM to C15.C MRC p15,3,r5,c15,c3,0 ; read C15.C to R4 ADD r2,r2,#0x04 CMP r5,r0 BNE TEST_FAIL SUBS r8,r8,#1 BNE loop1 B TEST_PASS 1 1.
11: Test Support ARM720T CORE CPU MANUAL EPSON 11-9 The CP15 register c15 operations that oper ate on the CAM, RAM1, and RAM2 are shown in T able 1 1-5.
11: Test Support 11-10 EPSON ARM720T CORE CPU MANUAL Figure 1 1-12 shows the format of Rd fo r CAM writes and data for CAM reads. Figure 11-12 Rd format, CA M write and data format, CAM read In Figure 1 1-12 on page 1 1 -10, V is the V alid bit, P is the Preserve bit, and SIZE_C sets the memory region size .
11: Test Support ARM720T CORE CPU MANUAL EPSON 11-11 In Figure 1 1-13, AP[3:0] determin es the setting of the access permission bits for a memory region. The allowed values are shown in T able 1 1-8. Figure 1 1-14 shows the data format for RAM1 reads.
11: Test Support 11-12 EPSON ARM720T CORE CPU MANUAL In Figure 1 1-15, SIZE_R2 sets the memory regi on size. The allowed values of SIZE_R2 are shown in T able 1 1-10 .
11: Test Support ARM720T CORE CPU MANUAL EPSON 11-13 Example 1 1-2 shows sample code fo r performing software test of the MMU. It contains typical operations with C15.
11: Test Support 11-14 EPSON ARM720T CORE CPU MANUAL THIS P AGE IS BLANK..
Appendix A Signal Descriptions.
.
A: Signal Descriptions ARM720T CORE CPU MANUAL EPSON A-1 A Signal Descriptions This chapter describes the interface signals of the ARM720T processor . It contains the following sectio ns: A.1 AMBA interface signals ...... ..................... .......
A: Signal Descriptions A-2 EPSON ARM720T CORE CPU MANUAL A.2 Coprocessor interface signals The coprocessor interface signals are shown in T able A-2. T able A-2 Coprocessor in terface signal descriptio ns Name Type Description EXTCPA Input Exter nal coprocessor absent.
A: Signal Descriptions ARM720T CORE CPU MANUAL EPSON A-3 A.3 JT AG and test signals JT AG and test signal descriptions are shown in T able A -3. T able A-3 JT AG and test signal descripti ons Name Type Description DBGIR[3:0] Output TAP instruction r egister.
A: Signal Descriptions A-4 EPSON ARM720T CORE CPU MANUAL A.4 Debugger signals The debugger signal descriptions are shown in T able A-4. DBGTDO Output Test data out. JTAG test data out signal. DBGTMS Input Test mode select. JTAG test mode sele ct signal.
A: Signal Descriptions ARM720T CORE CPU MANUAL EPSON A-5 A.5 Embedded trace macrocell interface signals The ETM interface s ignals are shown in T able A-5.
A: Signal Descriptions A-6 EPSON ARM720T CORE CPU MANUAL ETMTBIT Output Thumb state. This signal, when HIGH, indicates th at the processor is executing the THUMB instruction set. When LOW, the processor is executing the ARM instruction set. ETMBIGEND Output Big -endian format.
A: Signal Descriptions ARM720T CORE CPU MANUAL EPSON A-7 A.6 A TPG test signals A TPG test signals used by the ARM720T processo r are shown in T able A-6. A.7 Miscellaneous signals Miscellaneous signals used by the ARM720T processor are shown in T able A-7.
A: Signal Descriptions A-8 EPSON ARM720T CORE CPU MANUAL THIS P AGE IS BLANK..
Glossary.
.
Glossary ARM720T CORE CPU MANUAL EPSON Glossary-1 Glossary This glossary describes some of the terms used in this manual. Where terms can have several meanings, the meaning presented here is intended. Abort Is caused by an illegal memory access . Abort can be caused by the external memory system, an external MMU , or the EmbeddedICE-RT logic.
Glossary Glossary-2 EPSON ARM720T CORE C PU MANUAL Complex Instruction Set Computer A microprocessor that recognizes a large number of instructions. See also Reduced Instruction Set Computer . CPSR See Program Status Register . Control bit s The b ottom eight bits of a program stat us register .
Glossary ARM720T CORE CPU MANUAL EPSON Glossary-3 Halt mode One of two debugging modes. When de bugging is performed in halt mode, the core stops when it encounters a watchpoint or breakpoint, and is isolated from the rest of the system. See also Monitor mode .
Glossary Glossary-4 EPSON ARM720T CORE C PU MANUAL Monitor mode One of two debugging modes. When debugging is performed in monitor mode, the core does not stop when it encounters a watchpoint or breakpoint, but enters an abort exception routine. See also Halt mode .
Glossary ARM720T CORE CPU MANUAL EPSON Glossary-5 Saved Program St atus Register The Saved Program Status Register wh ich is associated with the current processor mode and is undefined if ther e is no such Saved Program Status Register , as in User mode or System mode.
Glossary Glossary-6 EPSON ARM720T CORE C PU MANUAL T est Acce ss Port The collection of four mandatory and one optional terminals that form the input/output and control interface to a JT AG boundary-scan architecture. The mandatory terminals are TDI , TDO , TMS , and TCK .
Index.
.
Index ARM DDI 0229B EPSON Index-1 Index The items in this index are listed in alphabeti cal order , with symbols and numerics appearing at the end. T he references given are to page numbers.
Index Index-2 EPSON ARM DDI 0229B level two 7-10 section 7-8 Device identifica tion code 9-2 1, 9-22 Disabling EmbeddedICE-RT 9-11 Disabling the ETM interface 10-1 Domain 7-2 access control 7-17 fault.
Index ARM DDI 0229B EPSON Index-3 test registers 11-8 Modes, privileged 8-10 Monitor mode 9-4, 9-12, 9-13 Multi-ICE 9-8 O Operating modes Abort mode 2-4 changing 2-4 FIQ 2-4 IRQ mode 2-4 Supervisor mo.
Index Index-4 EPSON ARM DDI 0229B SWI 2-13 System mode 2-4 System speed instruction 9-28, 9- 31 System state determining 9- 28 T T bit (in CPS R) 2-8 TAP controller 9-3, 9-10, 9- 19 controller state t.
International Sales Operations AMERICA EPSON ELECTRONICS AMERICA, INC. - HEADQU AR TERS - 150 River Oaks P arkwa y San Jose, CA 95134, U .S.A. Phone: +1-408-922-0200 F ax: +1-408-922-0238 - SALES OFFICES - W est 1960 E. Grand A ven ue EI Segundo , CA 90245, U.
ARM720T Revision 4 (AMBA AHB Bus Interface Version) CORE CPU MANUAL EPSON Electronic Devices Website ELECTRONIC DEVICES MARKETING DIVISION http://www.epsondevice.
An important point after buying a device Epson ARM720T (or even before the purchase) is to read its user manual. We should do this for several simple reasons:
If you have not bought Epson ARM720T yet, this is a good time to familiarize yourself with the basic data on the product. First of all view first pages of the manual, you can find above. You should find there the most important technical data Epson ARM720T - thus you can check whether the hardware meets your expectations. When delving into next pages of the user manual, Epson ARM720T you will learn all the available features of the product, as well as information on its operation. The information that you get Epson ARM720T will certainly help you make a decision on the purchase.
If you already are a holder of Epson ARM720T, but have not read the manual yet, you should do it for the reasons described above. You will learn then if you properly used the available features, and whether you have not made any mistakes, which can shorten the lifetime Epson ARM720T.
However, one of the most important roles played by the user manual is to help in solving problems with Epson ARM720T. Almost always you will find there Troubleshooting, which are the most frequently occurring failures and malfunctions of the device Epson ARM720T along with tips on how to solve them. Even if you fail to solve the problem, the manual will show you a further procedure – contact to the customer service center or the nearest service center
