Instruction/ maintenance manual of the product CY7C1471BV33 Cypress Semiconductor
Go to page of 32
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL™ Architecture Cypress Semiconductor Corpora tion • 198 Champion Court • San Jose , CA 95134-1709 • 408-943-2600 Document #: 001-15029 Rev .
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 2 of 32 Logic Block Diagram – CY7C1471BV33 (2M x 36) Logic Block Diagram – CY7C1473BV33 (4M x 18) C MODE BW A BW B WE CE.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 3 of 32 Logic Block Diagram – CY7C1475BV33 (1M x 72) A0, A1, A C MODE CE1 CE2 CE3 OE READ LOGIC DQ s DQ Pa DQ Pb DQ Pc DQ .
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 4 of 32 Pin Configuration A A A A A1 A0 NC/288M NC/144M V SS V DD A A A A A A DQP B DQ B DQ B V DDQ V SS DQ B DQ B DQ B DQ B.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 5 of 32 Pin Configuration (continued) A A A A A1 A0 NC/288M NC/144M V SS V DD A A A A A A A NC NC V DDQ V SS NC DQP A DQ A D.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 6 of 32 Pin Configuration (continued) 165-Ball FBGA (15 x 17 x 1.4 mm) Pinout CY7C1471BV33 (2M x 36) CY7C1473BV33 (4M x 18) .
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 7 of 32 Pin Configuration (continued) CY7C1475BV33 (1M × 72) A B C D E F G H J K L M N P R T U V W 12 3 4 567 8 9 1 1 10 DQ.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 8 of 32 Pin Definitions Name IO Description A 0 , A 1 , A Input- Synchronous Address In put s used to select one of the Address Location s . Sampled at the rising edge of the CLK.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 9 of 32 Functional Overview The CY7C1471BV33, CY7C1473BV3 3, and CY7C1475BV33 are synchronous flow throug h burst SRAMs designed specifically to eliminate wa it st ates during write-read transitions.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 10 of 32 Single W rite Accesses Write accesses are initiated when the follow ing conditio ns are satisfied at clock rise: (1) CEN is asserted LOW , (2) CE 1 , CE 2 , and CE 3 are all asserted active, and (3) WE is asserted LOW .
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 1 1 of 32 The truth table for CY7C1471BV33, CY7C1473BV33, and CY7C1475BV33 foll ows.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 12 of 32 The read/write truth table for CY7C1471BV33 follows. [1, 2, 8] T ruth T able for Read/Write Function WE BW A BW B B.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 13 of 32 IEEE 1 149.1 Serial Boundary Scan (JT AG) The CY7C1471BV33, CY7C1473BV3 3, and CY7C1475BV33 incorporate a serial boundary scan test access port (T AP). This port operates in accordance with IEEE S tandard 1 149.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 14 of 32 T AP Instruction Se t Overview Eight different instructions are possible with the three-b it instruction register . All combinations are listed in “Ide ntification Codes” on page 19.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 15 of 32 T AP Controller St ate Diagram TES T-L O GIC RES ET RUN- TES T/ IDLE SE L E CT DR-S CA N SE L E CT IR -S CA N CA PT.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 16 of 32 T AP Controller Blo ck Diagram By pas s Regi s ter 0 Ins t r uc t io n R egis te r 0 1 2 Id enti c a tion Regis ter 0 1 2 29 30 31 . . . Boun dary S c an Reg is ter 0 1 2 .
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 17 of 32 3.3V T AP AC T est Conditions Input pulse levels ....................... .............. ............V SS to 3.3V Input rise and fall times ........... ........ ......
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 18 of 32 TA P T i m i n g Figure 3. T AP Timing T AP AC Switchi ng Characteristics Over the Operatin g Range [10, 1 1] Param.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 19 of 32 Identification Regi ster Definitions Instruction Field CY7C1471BV33 (2Mx36) CY7C1473BV33 (4Mx18) CY7C1475BV33 (1Mx7.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 20 of 32 Boundary Scan Exit Order (2M x 36) Bit # 165-Ball ID Bit # 165-Ball ID Bit # 165-Ball ID Bit # 165-Ball ID 1C 1 2 1.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 21 of 32 Boundary Scan Exit Order (1M x 72) Bit # 209-Ball ID Bit # 209-Ball ID Bit # 209-Ball ID Bit # 209-Ball ID 1 A1 29 .
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 22 of 32 Maximum Ratin gs Exceeding maximum ratings may impair the useful life of the device. These user guid elines are not tested. S torage T emperature .... ... ... ... ...
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 23 of 32 Cap acit ance T ested initially and after any design or proc ess change that may affect these pa rameters.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 24 of 32 Switching Characteristics Over the Operating Range. Un less otherwi se noted in the following table, timing reference level is 1.5V when V DDQ = 3.3V and is 1.25V when V DD Q = 2.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 25 of 32 Switching W aveforms Figure 5 shows read-write timing waveform. [20, 21, 22] Figure 5.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 26 of 32 Figure 6 shows NOP , ST ALL and DESELECT Cycles waveform. [20, 21, 23] Figure 6.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 27 of 32 Figure 7 shows ZZ Mode timing waveform. [24, 25] Figure 7. ZZ Mode Ti ming Switching W aveforms (continued) t ZZ I .
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 28 of 32 Ordering Information Not all of the speed, package, and temperature ranges mentio ned here are avail able. Please contact your local sale s representative or visit www .
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 29 of 32 Package Diagrams Figure 8. 100 -Pin Thin Plastic Qu ad Flatpack (14 x 20 x 1.4 mm) NOTE: 1. JEDEC STD REF MS-026 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 30 of 32 Figure 9. 165-Ball FBGA (15 x 17 x 1.4 mm) Package Diagrams (continued) A 1 PIN 1 CORNER 17.00±0.10 15.00±0.10 7.00 1.00 Ø0.45±0.05(165X) Ø0.25 M C A B Ø0.05 M C B A 0.
CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 Document #: 001-15029 Rev . *B Page 31 of 32 Figure 10. 209-Ball FBGA (14 x 22 x 1.76 mm) Package Diagrams (continued) 51-85167 ** [+] Feedback.
Document #: 001-15029 Rev . *B Revised March 05, 2008 Page 32 of 32 NoBL and No Bus Latency are tradem arks of Cypress Semiconductor Corporation. ZBT is a trad emark of Integrated D evice T echno logy , Inc. All product and comp any names mentioned in th is document are the tr ad emarks of th eir respectiv e holders .
An important point after buying a device Cypress Semiconductor CY7C1471BV33 (or even before the purchase) is to read its user manual. We should do this for several simple reasons:
If you have not bought Cypress Semiconductor CY7C1471BV33 yet, this is a good time to familiarize yourself with the basic data on the product. First of all view first pages of the manual, you can find above. You should find there the most important technical data Cypress Semiconductor CY7C1471BV33 - thus you can check whether the hardware meets your expectations. When delving into next pages of the user manual, Cypress Semiconductor CY7C1471BV33 you will learn all the available features of the product, as well as information on its operation. The information that you get Cypress Semiconductor CY7C1471BV33 will certainly help you make a decision on the purchase.
If you already are a holder of Cypress Semiconductor CY7C1471BV33, but have not read the manual yet, you should do it for the reasons described above. You will learn then if you properly used the available features, and whether you have not made any mistakes, which can shorten the lifetime Cypress Semiconductor CY7C1471BV33.
However, one of the most important roles played by the user manual is to help in solving problems with Cypress Semiconductor CY7C1471BV33. Almost always you will find there Troubleshooting, which are the most frequently occurring failures and malfunctions of the device Cypress Semiconductor CY7C1471BV33 along with tips on how to solve them. Even if you fail to solve the problem, the manual will show you a further procedure – contact to the customer service center or the nearest service center
