Instruction/ maintenance manual of the product CY7C1441AV33 Cypress
Go to page of 31
36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Cypress Semiconductor Corpora tion • 198 Champion Court • San Jose , CA 95134-1709 • 408-943-2600 Document #: 38-05357 Rev . *G Revised May 09, 2008 Features ■ Supports 133-MHz bus operations ■ 1M x 36/2M x 18/512K x 72 common IO ■ 3.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 2 of 31 Logic Block Diagram – CY7C1441A V33 (1M x 36) Logic Block Diagram – CY7C1443A V33 (2Mx 18) ADDRESS REGISTER BUR.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 3 of 31 Logic Block Diagram – CY7C1447A V33 (512K x 72) BW D BW C BW B BW A BWE GW CE1 CE2 CE3 OE ENABLE REGISTER ADDRESS.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 4 of 31 Pin Configurations Figure 1. 100-Pin TQF P Pinout A A A A A 1 A 0 NC/72M A V SS V DD A A A A A A A A DQP B DQ B DQ .
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 5 of 31 Pin Configurations (continued) 165-ball FBGA (15 x 17 x 1.4 m m) Pinout CY7C1441A V33 (1M x 36) 234 567 1 A B C D E.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 6 of 31 Pin Configurations (continued) A B C D E F G H J K L M N P R T U V W 123456789 1 1 10 DQ G DQ G DQ G DQ G DQ G DQ G.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 7 of 31 Pin Definitions Name IO Description A 0 , A 1 , A Input- Synchronous Address Inputs Used to Select One o f the Address Lo cation s. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW , and CE 1 , CE 2 , and CE 3 are sampled active.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 8 of 31 DQ s IO- Synchronous Bidirectional Dat a IO lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CL K.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 9 of 31 Functional Overview All synchronous inputs pass through input registe rs controlled by the rising edge of the clock. Maximum access delay from the clock rise (t CDV ) is 6.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 10 of 31 ZZ Mode Electrical Characteristics Parameter Description T est Condition s Min. Max. Unit I DDZZ Sleep mode standby current ZZ > V DD – 0.2V 100 mA t ZZS Device operation to ZZ ZZ > V DD – 0.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 1 1 of 31 Partial T ruth T able for Read/Write Function (CY7C1441 A V33) [2, 7] GW BWE BW D BW C BW B BW A R e a d H HXXXX .
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 12 of 31 IEEE 1 149.1 Serial Boundary Scan (JT AG) The CY7C1441A V33/CY7C1443A V33/CY7C1447A V33 inco r- porates a serial bou ndary scan test access port (T AP). This part is fully compliant with 1 149.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 13 of 31 Instruction Register Three-bit ins tructions can be seri ally loaded into the instruction register . T his register is loaded when it is place d between the TDI and TDO balls as shown in the T ap Controller Block Diagram.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 14 of 31 EXTEST The EXTEST instruction drives the preloade d dat a out through the system output pins. This in struction also connects the boundary scan register fo r serial access between the TDI and TDO in the shift-DR controller state.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 15 of 31 T AP AC Switchi ng Characteristics Over the Operatin g Range [9, 10] Parameter Description Min.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 16 of 31 3.3V T AP AC T est Conditions Input pulse levels .................... .............. .............. .V SS t o 3.3V Input rise and fall tim es. ......................
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 17 of 31 Identification Regi ster Definitions Instruction Field CY7C1441A V33 (1M x 36) CY7C1443A V33 (2M x 18) CY7C1447A V33 (512K x 72) Description Revision Number (31:29) 000 000 000 Describes the version number .
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 18 of 31 165-ball FBGA Boundary Scan Order [13,14] CY7C1441A V33 (1M x 36), CY7C1443A V33 (2M x 18) Bit # Ball ID Bit # Bal.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 19 of 31 Maximum Ratin gs Exceeding maximum ratings may shorten the useful life of the device. User gui d el i ne s are not tested. S torage T emperature .................. .
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 20 of 31 Cap acit ance Parameter [17] Description T est Conditions 100 TQFP Max. 165 FBGA Max. 209 FBGA Max. Unit C IN Input Capacitance T A = 25 ° C, f = 1 MHz, V DD = 3.3V V DDQ = 2.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 21 of 31 Switching Characteristics Over the Operatin g Range [22, 23 ] Parameter Description – 133 –100 Unit Min. Max. Min. Max. t POWER V DD (T ypical) to the first Access [18] 11 m s Clock t CYC Clock Cycle T ime 7.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 22 of 31 Timing Diagrams Figure 3. Read Cycle Ti ming [24] . t CYC t CL CLK t ADH t ADS ADDRESS t CH t AH t AS A1 t CEH t C.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 23 of 31 Figure 4. W r ite Cycle Timing [24, 25] . Timing Diagrams (continued) t CYC t CL CLK t ADH t ADS ADDRESS t CH t AH.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 24 of 31 Figure 5. Read/Write Cycle Timing [24, 26, 27] . Timing Diagrams (continued) t CYC t CL CLK t ADH t ADS ADDRESS t .
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 25 of 31 Figure 6. ZZ Mode Timing [28, 29] Timing Diagrams (continued) t ZZ I SUPPLY CLK ZZ t ZZREC A LL INPUTS (except ZZ) DON’T CARE I DDZZ t ZZI t RZZI Outputs (Q) High-Z DESELECT or READ Only Note 28.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 26 of 31 Ordering Information Not all of the speed, package and temper ature ranges are avail abl e. Please c ontact your local sales representative or visit www .cypress.com for actual products of fered.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 27 of 31 Package Diagrams Figure 1. 100-pi n TQF P (14 x 20 x 1.4 mm) (51-85050) NOTE: 1. JEDEC STD REF MS-026 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 28 of 31 Figure 2. 165-ball FBGA (15 x 17 x 1.4 mm) (51-85165) Package Diagrams (continued) A 1 PIN 1 CORNER 17.00±0.10 15.00±0.10 7.00 1.00 Ø0.45±0.05(165X) Ø0.25 M C A B Ø 0 .
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 29 of 31 Figure 3. 209-ball FBGA (14 x 22 x1.76 mm) (51-851 67) Package Diagrams (continued) 51-85167-** [+] Feedback.
CY7C1441A V33 CY7C1443A V33,CY7C1447A V33 Document #: 38-05357 Rev . *G Page 30 of 31 Document History Page Document Title: CY7C1441A V33/CY7C1443A V33/CY7C1447A V33 36-Mbit (1M x 36/2M x 18/512K x 72) Flo w-Through SRAM Document Number: 38-05357 REV .
Document #: 38-05357 Rev . *G Revised May 09, 2008 Page 31 of 31 i486 is a trade mark, and Intel a nd Pentium are r egistered trad emarks of Intel C orporation. Po werPC is a tradem ark of IBM Corpor ation. All pro duct and comp any names ment ioned in this do cument are the tr ad emarks of their respe ctive holder s.
An important point after buying a device Cypress CY7C1441AV33 (or even before the purchase) is to read its user manual. We should do this for several simple reasons:
If you have not bought Cypress CY7C1441AV33 yet, this is a good time to familiarize yourself with the basic data on the product. First of all view first pages of the manual, you can find above. You should find there the most important technical data Cypress CY7C1441AV33 - thus you can check whether the hardware meets your expectations. When delving into next pages of the user manual, Cypress CY7C1441AV33 you will learn all the available features of the product, as well as information on its operation. The information that you get Cypress CY7C1441AV33 will certainly help you make a decision on the purchase.
If you already are a holder of Cypress CY7C1441AV33, but have not read the manual yet, you should do it for the reasons described above. You will learn then if you properly used the available features, and whether you have not made any mistakes, which can shorten the lifetime Cypress CY7C1441AV33.
However, one of the most important roles played by the user manual is to help in solving problems with Cypress CY7C1441AV33. Almost always you will find there Troubleshooting, which are the most frequently occurring failures and malfunctions of the device Cypress CY7C1441AV33 along with tips on how to solve them. Even if you fail to solve the problem, the manual will show you a further procedure – contact to the customer service center or the nearest service center
